2

TECHNICAL DATA

MCM514256B MCM51L4256B

256K x 4 CMOS Dynamic RAM Page Mode

The MCM514256B is a 0.8µ CMOS high-speed, dynamic random access memory. It is organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM514256B requires only nine address lines; row and column address inputs are multiplexed. The device is packaged in a 300-mil SOJ plastic package, and a 100-mil zigzag in-line package (ZIP).

- Three-State Data Output
- Fast Page Mode
- TTL-Compatible Inputs and Output
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh:

MCM514256B = 8 ms MCM51L4256B = 64 ms

- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tpac):


MCM514256B-60 and MCM51L4256B-60 = 60 ns (Max) MCM514256B-80 and MCM51L4256B-80 = 80 ns (Max)

. Low Active Power Dissipation:

MCM514256B-60 and MCM51L4256B-60 = 495 mW (Max) MCM514256B-80 and MCM51L4256B-80 = 385 mW (Max)

. Low Standby Power Dissipation:

MCM514256B and MCM51L4256B = 11 mW (Max), TTL Levels MCM514256B = 5.5 mW (Max), CMOS Levels MCM51L4256B = 1.1 mW (Max), CMOS Levels



PIN NAMES							
A0-A8	Address input						
DQ0-DQ3	Data Input/Output						
<u>ढ</u>	Output Enable						
<u>₩</u>	Read/Write Input						
	Row Address Strobe						
	lumn Address Strobe						
	Power Supply (+ 5 V)						
	Ground						
NC	No Connection						

		PIN ASSIGNMENT
		ZIG-ZAG IN-LINE
SMALL	OUTLINE	G 1. 2 CAS
		DQ2 4
DQ0 [1	26 🕽 V _{SS}	5 DQ3
DQ1 [2	25] DQ3	VSS - 6 DQ0
бр₩	24 DQ2	no. /-
RAS (4	23 GAS	RAS 40
NC [5	22 D G	11 10 NC
		A0 12 A1
40 E 3	18 A8	A2 - = ₁₄
A1 [10	17 D A7	Vac 15 12
1]	[1 1 1 1 1
1 7	16] A6	A51 1/2
A3 [] 12	15 A5	A7 19 A6
V _{CC} [13	14 3 44	A7 20 A8

This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM DQ0-DQ3 DATA IN BUFFER NO. 2 CLOCK GENERATOR DATA OUT CAS BUFFER COLUMN COLUMN ADDRESS (9) DECODER BUFFERS (9) A2 REFRESH 512 x 4 Δ3 CONTROLLER/ A4 COUNTER (9) 45 SENSE AMP A6 I/O GATING ROW ADDRESS Δ7 (9) BUFFERS (9) ROW DECODER 512 x 4 MEMORY NO. 1 CLOCK GENERATOR 512 ARRAY BAS 512 x 512 x 4 SUBSTRATE · vcc BIAS GENERATOR - Vss

ABSOLUTE MAXIMUM RATING (See Note)

Rating	Symbol	Value	Unit	
Power Supply Voltage	Vçc	-1 to +7	٧	
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	-1 to +7	>	
Data Out Current	lout	50	mA	
Power Dissipation	PD	600	mW	
Operating Temperature Range	TA	0 to +70	င့	
Storage Temperature Range	T _{stg}	-55 to +150	•c	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V ±10%, TA = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧	1
	Vss	0	0	0		
Logic High Voltage, All Inputs	ViH	2.4		6.5	٧	1
Logic Low Voltage, All Inputs	VIL	-1.0	· –	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM514256B-60 and MCM51L4256B-60, t _{RC} = 110 ns MCM514256B-80 and MCM51L4256B-80, t _{RC} = 150 ns	lcc1		90 70	mA	3
V _{CC} Power Supply Current (Standby) (RAS=CAS=V _{IH}) MCM514256B and MCM51L4256B	ICC2	_	2	mA	
V _{CC} Power Supply Current During FAS Only Refresh Cycles (CAS=V _{IH}) MCM514256B-60 and MCM51L4256B-60, t _{RC} = 110 ns MCM514256B-80 and MCM51L4256B-80, t _{RC} = 150 ns	lcc3		90 70	mA	3
V _{CC} Power Supply Current During Fast Page Mode Cycle (RAS = V _{IL}) MCM514256B-60 and MCM51L4256B-60, tp _C = 40 ns MCM514256B-80 and MCM51L4256B-80, tp _C = 45 ns	ICC4	_	60 50	mA	3, 4
V _{CC} Power Supply Current (Standby) (RAS=CAS=V_{CC}-0.2 V) MCM514256B- MCM51L4256B-	ICCS	_	1.0	mA μA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM514256B-60 and MCM51L4256B-60, t _{RC} = 110 ns MCM514256B-80 and MCM51L4256B-80, t _{RC} = 150 ns	lcce	=	90 70	mA	3
V _{CC} Power Supply Current, Battery Backup Mode (tRC = 125 μs, tRAS = 1 μs, CAS=CAS Before RAS Cycle or 0.2 V, A0-A8, W, D = V _{CC} - 0.2 V or 0.2 V) MCM51L4256B-	ICC5	_	300	μА	3
Input Leakage Current (0 V ≤ V _{in} ≤ 6.5 V)	lkg(l)	-10	10	ш	
Output Leakage Current (CAS = V _{IH} , 0 V ≤ V _{out} ≤ 5.5 V, Output Disable)	likg(O)	-10	10	μΑ	
Output High Voltage (IOH = -5 mA)	VOH	2.4		V	
Output Low Voltage (IOL = 4.2 mA)	VOL		0.4	l v	\vdash

CAPACITANCE (I = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

						
Parameter Parameter		Symbol	Max	Unit	Notes	
Input Capacitance	8A-0A	Cin	5	pF	4	
	G, FAS, CAS, W		7	l ' .		
I/O Capacitance (CAS = VIH to Disable Output)	DQ0-DQ3	Cout	7	ρF	4	

NOTES:

- All voltages referenced to VSS.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
 Measured with one address transition per page mode cycle.
- 4. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = ΙΔVΔV.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V ± 10%, TA = 0 to 70°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol		MCM514256B-60 MCM51L4256B-60		MCM514256B-80 MCM51L4256B-80			
Parameter	Std	Alt	Min	Max	Min	Max	Units	Notes
Random Read or Write Cycle Time	^t RELREL	†RC	110	_	150	_	ns	5
Read-Write Cycle Time	tRELREL	tRMW	165		205		ns	5
Fast Page Mode Cycle Time	[‡] CELCEL	tPC	40	_	45	_	ns	
Fast Page Mode Read-Write Cycle Time	†CELCEL	tPRMW	95	_	100		ns	
Access Time from RAS	^t RELQV	†RAC	_	60	_	80	ns	6, 7
Access Time from CAS	†CELQV	1CAC	_	20	_	20	ns	6, 8
Access Time from Column Address	tavqv	t _{AA}	_	30	_	40	ns	6, 9
Access Time from CAS Precharge	1CEHQV	^t CPA		35	_	45	ns	6
ČAŠ to Output in Low-Z	tCELQX	^t CLZ	0	_	0		ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	t OFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	ŀΤ	ŀΤ	3	50	3	50	ns	
RAS Precharge Time	TREHREL	tap	40		60		ns	
RAS Pulse Width	†AELAEH	tras	60	10,000	80	10,000	ns	
RAS Pulse Width (Fast Page Mode)	¹RELREH	†RASP	60	100,000	80	100,000	ns	
RAS Hold Time	1CELREH	^t ASH	20	_	20	_	ns	
RAS Hold Time from CAS Precharge (Page Mode Cycle Only)	[†] CELREH	^t RHCP	35	_	40	_	ns	
CAS Hold Time	†RELCEH	tcsh	60	_	80	_	ns	
CAS Pulse Width	[†] CELCEH	†CAS	20	10,000	20	10,000	ns	
RAS to CAS Delay Time	†AELCEL	tRCD.	20	40	20	60	ns	11
RAS to Column Address Delay Time	†RELAV	tRAD	15	30	15	40	ns	12
CAS to RAS Precharge Time	[†] CEHREL	tCRP	5	-	5		ns	
CAS Precharge Time	[‡] CEHCEL	t _{CP}	10	_	10	_	ns	
Row Address Setup Time	¹AVREL	†ASR	0	_	0	_	ns	
Row Address Hold Time	†RELAX	trah	10	_	10	_	ns	

(continued)

NOTES:

- V_{IH} min and V_{IL} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}.
- 2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{II} (or between V_{IH} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- The specifications for t_{RC} (min) and t_{RMW} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- Measured with a current load equivalent to 2 TTL (-200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that t_{RCD} ≤ t_{RCD} (max).
- 8. Assumes that tRCD ≥ tRCD (max).
- 9. Assumes that tpan ≥ tpan (max).
- 10. to FF (max) and/or to Z (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the tRCD (max) limit ensures that tRAC (max) can be met. tRCD (max) is specified as a reference point only; if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC.
- Operation within the t_{RAD} (max) limit ensures that t_{RAD} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{RA}.

READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Symbol		MCM514256B-60 MCM51L4256B-60		MCM514256B-80 MCM51L4256B-80			
Parameter	Std	Alt	Min	Max	Min	Mex	Unit	Notes
Column Address Setup Time	†AVCEL	†ASC	0	<u> </u>	0		ns	
Column Address Hold Time	CELAX	¹CAH	15	_	15		ns	
Column Address Hold Time Referenced to RAS	†RELAX	tAR	50	_	60	-	ns	
Column Address to RAS Lead Time	†AVREH	^t RAL	30		40		ns	
Read Command Setup Time	†WHCEL	^t RCS	0	Γ-	0	_	ns	
Read Command Hold Time	CEHWX	^t RCH	0	T -	0	T -	ns	13
Read Command Hold Time Referenced to RAS	[‡] REHWX	^t RRH	0	_	0		ns	13
Write Command Hold Time Referenced to CAS	[‡] CELWH	₩сн	10	_	15		ns	
Write Command Hold Time Referenced to RAS	[‡] RELWH	twcn	45	_	60	-	ns	
Write Command Pulse Width	†WLWH	tWP	10		15	_	ns	
Write Command to RAS Lead Time	tWLREH	†RWL	20	_	20	_	ns	
Write Command to CAS Lead Time	†WLCEH	tcwL	20		20	_	ns	-
Data in Setup Time	*DVCEL	†DS	0		0		ns	14
Data in Hold Time	*CELDX	tDH	15		15	_	ns	14
Data in Hold Time Referenced to RAS	[‡] RELDX	†DHR	50		60	_	ns	
Refresh Period MCM514256B MCM51L4256B	^t RVRV	^t RFSH		8 64		8 64	ms	
Write Command Setup Time	†WLCEL	twcs	0	_	0		ns	15
CAS to Write Delay	†CELWL	CWD	50		50		กร	15
RAS to Write Delay	†RELWL	^t RWD	90	_	110	_	ns	15
Column Address to Write Delay Time	tavwl	tawp	60	_	70		ns	15
CAS Precharge to Write Delay	1CEHWL	1CPWD	65		70	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tcsn	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	¹ RELCEH	tCHR	15	_	15	_	ns	
RAS Precharge to CAS Active Time	*REHCEL	tRPC	0	_	0	<u> </u>	ns	
CAS Precharge Time for CAS Before RAS Counter Test	CEHCEL	tCPT	30	_	40	_	ns	
RAS Hold Time Referenced to G	¹ GLREH	[‡] ROH	10		10		ns	
G Access Time	GLQV	IGA		20		20	ns	
G to Data Delay	GLHDX	tGD	20		20		ns	_
Output Buffer Turn-Off Delay Time from G	GHQZ	'GZ	0	20		20	ns	10
G Command Hold Time	tWLGL	tGH	20	_	20		ns	
Output Disable Setup Time	GHCEL	tGS	0		0		ns	


NOTES:

13. Either tRRH or tRCH must be satisfied for a read cycle.


^{14.} These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in delayed write or read-write cycles.

15. IWCS. IRWD. ICWD. ICPWD. and IAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{CWD} ≥ t_{CWD} (min), t_{PWD} ≥ t_{RWD} (min), t_{CPWD} ≥ t_{CPWD} (min), and t_{AWD} ≥ t_{AWD} (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.

READ CYCLE




EARLY WRITE CYCLE




MOTOROLA MEMORY DATA

G CONTROLLED LATE WRITE CYCLE




READ-WRITE CYCLE




MOTOROLA MEMORY DATA

FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE




2


FAST PAGE MODE READ-WRITE CYCLE




RAS ONLY REFRESH CYCLE (W and G are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W, G, and A0-A8 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS REFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wakeup sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The nine address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 9-bit address fields. A total of eighteen address bits, nine rows and nine columns, will decode one of the 262, 144 bit locations in the device. RAS active transition is followed by CAS active transition (active = VIL, tRCD minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the multiplex window, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal RAS signal is available. This gate feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (tRAH) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are two other variations in addressing the 256Kx4 RAM: RAS only refresh cycle and CAS before RAS refresh cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: normal random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in ADDRESS-ING THE RAM, with RAS and $\overline{\text{CAS}}$ active transitions latching the desired bit location. The write (W) input level must be high (V|H), t_{RCS} (minimum) before the $\overline{\text{CAS}}$ active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. Both CAS and output enable (G) control read access time: CAS must be active before or at tRCD maximum and G must be active tRAC-tGA (both minimum) after RAS active transition to guarantee valid data out (Q) at tRAC (access time from RAS active transition). If the tRCD maximum is exceeded and/or G active transition does not occur in time, read access time is determined by either the CAS or G clock active transition (tCAC or tGA).

The RAS and CAS clocks must remain active for a minimum time of tRAS and tCAS respectively, to complete the read cycle. W must remain high throughout the cycle, and for time tRRH or tRCH after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of tRP to precharge the internal device circuitry for the next active

cycle. Q is valid, but not latched, as long as the \overline{CAS} and \overline{G} clocks are active. When either the \overline{CAS} or \overline{G} clock transitions to inactive, the output will switch to High Z, tOFF or tGZ after the inactive transition.

WRITE CYCLE

The DRAM may be written with any of four cycles: early write, late write, page mode early write, and page mode readwrite. Early and late write modes are discussed here, while page mode write operations are covered in another section.

A write cycle begins as described in ADDRESSING THE RAM. Write mode is enabled by the transition of W to active (VIL). Early and late write modes are distinguished by the active transition of W, with respect to CAS. Minimum active time tRAS and tCAS, and precharge time tRP apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time twos before \overline{CAS} active transition. Data $\ln(D)$ is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for the the start of the early write operation to complete the cycle.

O remains High Z throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data out buffers disabled, effectively disabling \overline{G} .

A late write cycle (referred to as \$\overline{G}\$ controlled write) occurs when \$\overline{W}\$ active transition is made after \$\overline{CAS}\$ active transition. \$\overline{W}\$ active transition could be delayed for almost 10 microseconds after \$\overline{CAS}\$ active transition, (tRCD + tCWD + tRWL + tT) \$\leq\$ tRAS, if timing minimums (tRCD, tRWL, and tT) are maintained. \$\overline{D}\$ is referenced to \$\overline{W}\$ active transition in a late write cycle. Output buffers are enabled by \$\overline{CAS}\$ active transition but \$\overline{Q}\$ may be indeterminate—see note 15 of \$\overline{AC}\$ operating conditions table. Parameters tRWL and tCWL also apply to late write cycles.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the WRITE CYCLE section, except W must remain high for tCWD minimum after the CAS active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 512 column locations on a selected row of the 256Kx4 dynamic RAM. Read access time in page mode (tCAC) is typically half the regular RAS clock access time, tRAC. Page mode operation consists of keeping RAS active while toggling CAS between VIH and VIL. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum tcp, while RAS remains low (VIL). The second CAS active transition while RAS is low initiates the first page mode cycle (tpc or tpRWc). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by trasp. Page mode operation is ended when RAS

MCM514256R+MCM51L4256R

transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM514256B require refresh every 8 milliseconds while refresh time for the MCM5114256B is 64 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM514256B and 124.8 microseconds for the MCM51L4256B. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM514256B and 64 milliseconds on the MCM51L4256B.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and Hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for \overline{tRP} and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of eight CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- 3. Read the "1"s which were written in step 2 in normal read
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- Read "0"s which were written in step 4 in normal read mode.
- Repeat steps 1 to 5 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



Commercial Temperature Range 0 to 70°C

Full Part Numbers-

MCM514256BJ60 MCM514256BJ80 MCM51L4256BJ60 MCM51L4256BJ80 MCM514256BJ60R2 MCM514256BJ80R2

MCM514256BZ60 MCM514256BZ80 MCM51L4256BZ60 MCM51L4256BZ80

MCM51L4256BJ60R2 MCM51L4256BJ80R2

MOTOROLA MEMORY DATA