4M x 9 Bit Dynamic Random Access Memory Module

The MCM94000 is a 36M dynamic random access memory (DRAM) module organized as 4,194,304 x 9 bits. The module is a 30-lead single-in-line memory module (SIMM) consisting of nine MCM54100A DRAMs housed in a 20/26 J-lead small outline packages (SOJ) mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted under each DRAM. The MCM54100A is a CMOS high-speed dynamic random access memory organized as 4,194,304 one-bit words and fabricated with CMOS silicon-gate process technology.

- · Three-State Data Output
- · Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh: MCM94000 = 16 ms MCM9L4000 = 128 ms
- Consists of Nine 4M x 1 DRAMs and Nine 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}):
 MCM94000-60 = 60 ns (Max)
 MCM94000-70 = 70 ns (Max)

MCM94000-70 = 70 ns (Max)MCM94000-80 = 80 ns (Max)

Low Active Power Dissipation:
 MCM94000-60 = 5.94 W (Max)


MCM94000-70 = 4.95 W (Max) MCM94000-80 = 4.21 W (Max)


 Low Standby Power Dissipation: TTL Levels = 99 mW (Max) CMOS Levels (MCM94000) = 50 mW (Max) (MCM9L4000) = 10 mW (Max)


- CAS Control for Eight Common I/O Lines
- CAS Control for Separate I/O Pair
- Available in Edge Connector (MCM94000AS), Gold Pad Edge Connector (MCM94000ASG), Pin Connector (MCM94000L), or Low Height Pin Connector (MCM94030LH)
- Available in Industrial Temperature Range (– 40°C to + 85°C): MCM94000ASC

A0 - A10 Address Inputs DQ0 - DQ7 Data Input/Output D8 Data Input Q8 Data Output CAS Column Address Strobe W Read/Write Input CAS8 Column Address Strobe VCC Power (+ 5 V) VSS Ground NC No Connection	PIN NAMES
ı	DQ0 - DQ7

MCM94000 MCM9L4000 MCM94030







MOTOROLA DRAM DATA

MCM94000•MCM9L4000•MCM94030

5-89

ABOULD IL MITUMOM INTINICO (COSTICO)			
Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 1 to + 7	٧
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	- 1 to + 7	٧
Data Output Current per DQ Pin	out	50	mA
Power Dissipation	PD	6.3	W
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{sta}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

ILCOMMENDED OF ENVIRENCE CONTENTS (remages to					
Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
	V _{SS}	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	٧
Logic Low Voltage, All Inputs	V _{IL}	- 1.0		0.8	V

DC CHARACTERISTICS AND SUPPLY CURRENTS

Charac	teristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	MCM94000-60, t _{RC} = 110 ns MCM94000-70, t _{RC} = 130 ns MCM94000-80, t _{RC} = 150 ns	I _{CC1}	_ _ _	1080 900 765	mA	1
V _{CC} Power Supply Current (Standby) (RA	S = CAS = V _(H)	lCC2		18	mA	
V _{CC} Power Supply Current During RAS O	nly Refresh Cycles MCM94000-60, t _{RC} = 110 ns MCM94000-70, t _{RC} = 130 ns MCM94000-80, t _{RC} = 150 ns	ССЗ	 	1080 900 765	mA	1
V _{CC} Power Supply Current During Fast Pa	ge Mode Cycle MCM94000-60, tpC = 45 ns MCM94000-70, tpC = 45 ns MCM94000-80, tpC = 50 ns	I _{CC4}	_ _ _	540 540 450	mA	1, 2
V _{CC} Power Supply Current (Standby) (RA	S = CAS = V _{CC} - 0.2 V) MCM94000 MCM9L4000	ICC5	_	9 1.8	mA	
V _{CC} Power Supply Current During CAS B	efore RAS Refresh Cycle MCM94000-60, t _{RC} = 110 ns MCM94000-70, t _{RC} = 130 ns MCM94000-80, t _{RC} = 150 ns	ICC6	_ _ _	1080 900 765	mA	1
V_{CC} Power Supply Current, Battery Back. ($t_{RC}=125~\mu s; \overline{CAS}=\overline{CAS}$ Before \overline{RAS} DQ = $V_{CC}-0.2$ V, 0.2 V or Open; A0 – $t_{RAS}=$ Min to 1 μs	Cycling or 0.2 V; $\overline{W} = V_{CC} - 0.2 V$;	ICC7	_	2.7	mA	1, 3
Input Leakage Current (VSS ≤ Vin ≤ VCC)		llkg(l)	- 90	90	μА	
Output Leakage Current (CAS at Logic 1,	l _{lkg(O)}	- 20	20	μА		
Output High Voltage (IOH = -5 mA)		∨он	2.4		٧	
Output Low Voltage (I _{OL} = 4.2 mA)		VOL	_	0.4	V	

NOTES:

- 1. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 2. Measured with one address transition per page mode cycle.
- 3. t_{RAS} (max) = 1 µs is only applied to refresh of battery backup. t_{RAS} (max) = 10 µs is applied to functional operating.

MCM94000•MCM9L4000•MCM94030 5-90

Parameter		Symbol	Max	Unit
Input Capacitance	A0 - A10, W, CAS, RAS	C _{in}	55	pF
	D8, CAS8		17	pF
Input/Output Capacitance	DQ0 - DQ7	C _{I/O}	22	pF
Output Capacitance (CAS = VIH to Disable Output)	Q8	Cout	17	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I Δt/ΔV.

AC OPERATING CONDITIONS AND CHARACTERISTICS

($V_{CC} = 5.0 \text{ V} \pm 10\%$, $T_A = 0$ to 70°C, Unless Otherwise Noted)

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Sym	bol	MCM94000-60 MCM94000-70 MCM94000-80 MCM9L4000-60 MCM9L4000-70 MCM9L4000-80 MCM94030-70 MCM94030-80			4000-80				
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	^t RELREL	^t RC	110		130	_	150	-	ns	5
Fast Page Mode Cycle Time	[‡] CELCEL	^t PC	45	_	45	-	50	_	ns	
Access Time from RAS	^t RELQV	^t RAC	_	60	_	70	_	80	ns	6, 7
Access Time from CAS	^t CELQV	^t CAC	_	20	_	20	-	20	ns	6, 8
Access Time from Column Address	tAVQV	tAA	_	30	_	35	_	40	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	tCPA	<u> </u>	40	_	40	-	45	ns	6
CAS to Output in Low-Z	[†] CELQX	†CLZ	0	_	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	^t CEHQZ	tOFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tŢ	tŢ	3	50	3	50	3	50	ns	
RAS Precharge Time	†REHREL	tRP	40	_	50		60	_	ns	
RAS Pulse Width	†RELREH	t _{RAS}	60	10 k	70	10 k	80	10 k	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	^t RASP	60	200 k	70	200 k	80	200 k	ns	
RAS Hold Time	^t CELREH	tRSH	20	_	20	_	20		ns	
CAS Hold Time	^t RELCEH	tCSH	60	_	70		80	_	ns	
CAS Precharge to RAS Hold Time	tCEHREH	tRHCP	40		40		45	_	ns	
CAS Pulse Width	†CELCEH	t _{CAS}	20	10 k	20	10 k	20	10 k	ns	
RAS to CAS Delay Time	†RELCEL	^t RCD	20	40	20	50	20	60	ns	11

NOTES:

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- 5. The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- Measured with a current load equivalent to 2 TTL (– 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- 7. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10. toper (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.

MOTOROLA DRAM DATA

MCM94000•MCM9L4000•MCM94030 5-91


(continued)

	Sym	bol	MCM9L	1000-60 4000-60 1030-60	MCM94 MCM9L MCM94	4000-70	MCM9L	1000-80 4000-80 1030-80		
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
RAS to Column Address Delay Time	[†] RELAV	^t RAD	15	30	15	35	15	40	ns	12
CAS to RAS Precharge Time	CEHREL	tCRP	5	_	5		5	l –	ns	
CAS Precharge Time	^t CEHCEL	^t CP	10	_	10		10	_	ns	
Row Address Setup Time	tavrel.	tasr.	0	_	0		0	_	ns	
Row Address Hold Time	tRELAX	^t RAH	10	_	10		10	_	ns	
Column Address Setup Time	^t AVCEL	tASC	0	_	0	_	0	-	ns	
Column Address Hold Time	^t CELAX	^t CAH	15	_	15		15	_	ns	
Column Address to RAS Lead Time	tAVREH	^t RAL	30	_	35		40	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	-	0		0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	_	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	[†] REHWX	^t RRH	0	_	0	_	0	_	ns	13
Write Command Hold Time Referenced to CAS	tCELWH	†WCH	10	_	15		15	_	ns	
Write Command Pulse Width	twLwH	twp	10	_	15	_	15	_	ns	
Write Command to RAS Lead Time	†WLREH	tRWL	20	_	20	_	20	_	ns	
Write Command to CAS Lead Time	†WLCEH	tCWL	20	_	20	_	20	_	ns	
Data in Setup Time	IDVCEL	tos	0	_	0	_	0		ns	14
Data in Hold Time	[†] CELDX	t _{DH}	15		15	_	15	-	ns	14
Refresh Period MCM94000 MCM9L4000	tRVRV	^t RFSH		16 128	_	16 128	_	16 128	ms	
Write Command Setup Time	tWLCEL	twcs	0	-	0	_	0	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	^t CSR	5	_	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	[†] RELCEH	[‡] CHR	15	_	15	_	15	_	ns	
RAS Precharge to CAS Active Time	^t REHCEL	tRPC	0	-	0		0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	[†] CEHCEL	^t CPT	30	-	40	_	40	_	ns	
Write Command Setup Time (Test Mode)	^t WLREL	twrs	10	_	10	_	10	_	ns	
Write Command Hold Time (Test Mode)	tRELWH	twTH	10	_	10	-	10		ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	^t WHREL	†WRP	10	_	10	-	10		ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	[†] RELWL	[†] WRH	10	_	10	-	10		ns	


NOTES:

- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAD} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.
- 13. Either tRRH or tRCH must be satisfied for a read cycle.
- 14. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in early write cycles.
- 15. twcs is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.

MCM94000•MCM9L4000•MCM94030 5-92




EARLY WRITE CYCLE




MOTOROLA DRAM DATA

MCM94000+MCM9L4000+MCM94030

5-93




FAST PAGE MODE EARLY WRITE CYCLE




MCM94000•MCM9L4000•MCM94030 5-94

RAS ONLY REFRESH CYCLE (W and A10 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (A0 – A10 are Don't Care)




5

MOTOD010




HIDDEN REFRESH CYCLE (EARLY WRITE)



MCM94000•MCM9L4000•MCM94030 5-96

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



5

DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 11-bit address fields. A total of twenty-two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 word locations in the device. RAS active transition is followed by CAS active transition (active = VIL, tRCD minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the multiplex window, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal RAS signal is available. This "gate" feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (tRAH) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are three other variations in addressing the module: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode.

READ CYCLE

The DRAM may be read with either a "normal" random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window; however, CAS must be active before or at tRCD maximum to guarantee valid data out (DQ) at tRAC (access time from RAS active transition). If the tRCD maximum is exceeded, read access time is determined by the CAS clock active transition (tCAC).

The RAS and CAS clocks must remain active for a minimum time of tRAS and tCAS, respectively, to complete the read cycle. W must remain high throughout the cycle, and for time tRRHortRCHafterRASorCAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of tRP to precharge the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the CAS clock is active. When the CAS clock transitions to inactive, the output will switch to High Z (three-state).

WRITE CYCLE

The user can write to the DRAM with either an early write or page mode early write cycle. Early write mode is discussed here, while page mode write operation is covered elsewhere.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{1L}) . Early write mode is distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time twos before \overline{CAS} active transition. Data in (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for tpwL and tcwL, respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular RAS clock access time, t_{RAC} . Page mode operation consists of keeping RAS active the thile toggling CAS between v_{HAC} and v_{IL} . The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum of tcp, while \overline{RAS} remains low (V_{IL}). The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (tpc). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by transp. Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM94000 require refresh every 16 milliseconds, while refresh time for the MCM9L4000 is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM94000, and 124.8 microseconds for the MCM9L4000. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM94000 and 128 milliseconds on the MCM94000.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

MCM94000•MCM9L4000•MCM94030 5-98

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle.

The output buffer remains at the same state it was in during the previous cycle (hidden refresh). \overline{W} must be inactive for time twRP before and time twRH after \overline{RAS} active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active the end of a read or write cycle, while \overline{RAS} cycles inactive for tpp and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with

respect to RAS active transition (to prevent test mode cycle) as in CAS before RAS refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of 8 CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



NOTE: Contact your Motorola representative for further information on Industrial Temperature Module products.

NOTE: For mechanical data, please see Chapter 10.

MCM94000+MCM9L4000+MCM94030

5-99