

RoHS Compliant Product
A suffix of "C" specifies halogen & lead-free

DESCRIPTION


These miniature surface mount MOSFETs utilize a high cell density trench process to provide low $R_{DS(on)}$ and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

FEATURES


- Low $R_{DS(on)}$ provides higher efficiency and extends battery life.
- Low thermal impedance copper leadframe SOP-8 saves board space.
- Fast switching speed.
- High performance trench technology.

PACKAGE INFORMATION

Package	MPQ	LeaderSize
SOP-8	2.5K	13' inch



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	5.80	6.20	H	0.35	0.49
B	4.80	5.00	J	0.375	REF.
C	3.80	4.00	K	45°	
D	0°	8°	L	1.35	1.75
E	0.40	0.90	M	0.10	0.25
F	0.19	0.25	N	0.25	REF.
G	1.27	TYP.			



MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Ratings	Unit
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 12	V
Continuous Drain Current ¹	$I_D @ T_A = 25^\circ\text{C}$	10	A
	$I_D @ T_A = 70^\circ\text{C}$	8.2	A
Pulsed Drain Current ²	I_{DM}	± 50	A
Continuous Source Current (Diode Conduction) ¹	I_S	2.3	A
Total Power Dissipation ¹	$P_D @ T_A = 25^\circ\text{C}$	2.1	W
	$P_D @ T_A = 70^\circ\text{C}$	1.3	W
Operating Junction & Storage Temperature Range	T_J, T_{STG}	-55 ~ 150	°C
Thermal Resistance Ratings			
Thermal Resistance Junction-Case (Max.) ¹ $t \leq 5 \text{ sec}$	$R_{\theta JC}$	40	°C / W
Thermal Resistance Junction-ambient (Max.) ¹ $t \leq 5 \text{ sec}$	$R_{\theta JA}$	60	°C / W

Notes:

1. Surface Mounted on 1" x 1" FR4 Board.
2. Pulse width limited by maximum junction temperature.

ELECTRICAL CHARACTERISTICS ($T_A = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	100	-	-	V	$V_{GS} = 0\text{V}$, $I_D = 250\mu\text{A}$
Gate Threshold Voltage	$V_{GS(\text{th})}$	1	-	-	V	$V_{DS} = V_{GS}$, $I_D = 250\mu\text{A}$
Gate-Body Leakage Current	I_{GSS}	-	-	± 100	nA	$V_{DS} = 0\text{V}$, $V_{GS} = 12\text{V}$
Zero Gate Voltage Drain Current	I_{DSS}	-	-	1	μA	$V_{DS} = 80\text{V}$, $V_{GS} = 0\text{V}$
		-	-	25	μA	$V_{DS} = 80\text{V}$, $V_{GS} = 0\text{V}$, $T_J = 55^\circ\text{C}$
On-State Drain Current ¹	$I_{D(\text{on})}$	20	-	-	A	$V_{DS} = 5\text{V}$, $V_{GS} = 10\text{V}$
Drain-Source On-Resistance ¹	$R_{DS(\text{ON})}$	-	-	13.5	mΩ	$V_{GS} = 4.5\text{V}$, $I_D = 10\text{A}$
		-	-	20		$V_{GS} = 2.5\text{V}$, $I_D = 8\text{A}$
Forward Transconductance ¹	g_{fs}	-	40	-	S	$V_{DS} = 15\text{V}$, $I_D = 10\text{A}$
Diode Forward Voltage	V_{SD}	-	0.7	-	V	$I_S = 2.3\text{A}$, $V_{GS} = 0\text{V}$
Dynamic ²						
Total Gate Charge	Q_g	-	20	-	nC	$I_D = 10\text{A}$ $V_{DS} = 15\text{V}$ $V_{GS} = 5\text{V}$
Gate-Source Charge	Q_{gs}	-	7.0	-		
Gate-Drain Charge	Q_{gd}	-	7.0	-		
Switching						
Turn-On Delay Time	$T_{d(\text{on})}$	-	20	-	nS	$V_{DD} = 25\text{V}$ $I_D = 1\text{A}$ $V_{GEN} = 10\text{V}$ $R_L = 25\Omega$
Rise Time	T_r	-	9	-		
Turn-Off Delay Time	$T_{d(\text{off})}$	-	70	-		
Fall Time	T_f	-	20	-		

Notes:

1. Pulse test : PW ≤ 300μs duty cycle ≤ 2%.
2. Guaranteed by design, not subject to production testing.