MOTOROLA SEMICONDUCTOR TECHNICAL DATA

256K x 9 Bit Dynamic Random Access Memory Module

The MCM94256 is a 2.25M dynamic random access memory (DRAM) module organized as 262,144 x 9 bits. The module is a 30-lead single-in-line memory module (SIMM) consisting of two MCM514256A DRAMs housed in 20/26 J-lead small outline packages (SOJ) and one CMOS 256K x 1 DRAM housed in an 18-lead PLCC package, mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted adjacent to each DRAM. The MCM514256A is a 1.0 μ CMOS high-speed dynamic random access memory organized as 262,144 four-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh: MCM94256 = 8 ms (Max)
- Consists of Two 256K x 4 DRAMs, One 256K x 1 DRAM, and Three 0.22 μF (Min) Decoupling Capacitors
- · Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (tRAC):

 ACMONOSES 70, 70 pp.

MCM94256-70 = 70 ns (Max) MCM94256-80 = 80 ns (Max)

W Active Power Dissipation:

• Low Active Power Dissipation:

MCM94256-70 = 1.32 W (Max)

MCM94256-80 = 1.16 W (Max)


Low Standby Power Dissipation:
 TTL Levels = 33 mW (Max)


CMOS Levels = 16.5 mW (Max)

- CAS Control for Eight Common I/O Lines
- CAS Control for Separate I/O Pair

PIN NAMES	
A0 – A8 Address Inputs	;
DQ0 - DQ7 Data Input/Output	ì
D8 Data Input	i
Q8 Data Output	t
CAS Column Address Strobe	,
CAS8 Column Address Strobe	•
RAS Row Address Strobe	ŧ
W Read/Write Input	t
V _{CC} Power (+ 5 V)	į
V _{SS} Ground	J
NC No Connection	١

MCM94256





DataShe


MOTOROLA DRAM DATA

MCM94256

5-53

Data Sheet/III com

FUNCTIONAL BLOCK DIAGRAM



DataSheet4U.com

et4U.com

DataShe

ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	- 1 to + 7	V
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , v _{out}	- 1 to + 7	٧
Data Out Current per DQ Pin	lout	50	mA
Power Dissipation	PD	1.8	W
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 55 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

MCM94256 5-54 MOTOROLA DRAM DATA

DataSheet4U.com

DataShe

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = $5.0 \text{ V} \pm 10\%$, T_A = 0 to 70° C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
	VSS	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	V
Logic Low Voltage, All Inputs	V _{IL}	- 1.0		0.8	V

DC CHARACTERISTICS AND SUPPLY CURRENTS

Characteristic		Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current	MCM94256-70, t _{RC} = 130 ns MCM94256-80, t _{RC} = 150 ns	ICC1	_	225 195	mA	1
V _{CC} Power Supply Current (Standby) (RAS	= CAS = V _{IH})	ICC2	_	6	mA	
V _{CC} Power Supply Current During RAS-Only Refresh Cycles MCM94256-70, t _{RC} = 130 ns MCM94256-80, t _{RC} = 150 ns		ICC3	_	225 195	mA	1
V _{CC} Power Supply Current During Fast Page Mode Cycle MCM94256-70, tp _C = 40 ns MCM94256-80, tp _C = 45 ns		I _{CC4}	=	160 135	mA	1, 2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} - 0.2 V)		ICC5		3	mA]
V _{CC} Power Supply Current During $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle MCM94256-70, t _{RC} = 130 ns MCM94256-80, t _{RC} = 150 ns		ICC6	=	225 195	mA	1
Input Leakage Current ($V_{SS} \le V_{in} \le V_{CC}$)		l _{lkg(l)}	- 30	30	μА	
Output Leakage Current (\overline{CAS} at Logic 1, $V_{SS} \le V_{Out} \le V_{CC}$)		l _{lkg(O)}	- 10	10	μА	
Output High Voltage (IOH = -5 mA)		Voн	2.4		٧	
Output Low Voltage (I _{OL} = 4.2 mA)		V _{OL}	<u> </u>	0.4	٧	<u> </u>

NOTES:

et4U.com

- OTES:

 Data Sheet 4U com

 1. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 2. Measured with one address transition per page mode cycle.

CAPACITANCE (f = 1.0 MHz, TA = 25°C, VCC = 5 V, Periodically Sampled Rather Than 100% Tested)

Paran	neter	Symbol	Max	Unit
Input Capacitance	A0 – A8, W, CAS, RAS	C _{in}	30	pF
	D8, CAS8		17	7
Input/Output Capacitance	DQ0 - DQ7	C _{I/O}	17	pF
Output Capacitance	Q8	Cout	17	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I Δt/ΔV.

MCM94256

5-55

MOTOROLA DRAM DATA

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Sym	Symbol		MCM94256-70		MCM94256-80		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	†RELREL	tRC	130	_	150	_	ns	5
Page Mode Cycle Time	†CELCEL	tPC	40	_	45	-	กร	
Access Time from RAS	tRELQV	†RAC	-	70	-	80	ns	6, 7
Access Time from CAS	tCELQV	t _{CAC}	_	20	_	20	ns	6, 8
Access Time from Column Address	tavqv	t _{AA}	_	35	_	40	ns	6, 9
Access Time from Precharge CAS	^t CEHQV	^t CPA	_	35		40	ns	6
CAS to Output in Low-Z	tCELQX	tCLZ	0	_	0	_	ns	6
Output Buffer and Turn-Off Delay	tCEHQZ	^t OFF	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tτ	tΤ	3	50	3	50	ns	
RAS Precharge Time	tREHREL	t _{RP}	50	_	60	-	ns	
RAS Pulse Width	tRELREH	tRAS	70	10,000	80	10,000	ns	
RAS Pulse Width (Fast Page Mode)	tRELREH	tRASP	70	100,000	80	100,000	ns	
RAS Hold Time	^t CELREH	tRSH	20	<u> </u>	20	<u> </u>	ns	1
CAS Hold Time	†RELCEH	tcsH	70	1 –	80	_	ns	<u> </u>
CAS Pulse Width	†CELCEH	tCAS	20	10,000	20	10,000	ns	
RAS to CAS Delay Time	†RELCEL	tRCD	20	50	20	60	ns	11
RAS to Column Address Delay Time	†RELAV	tRAD	15	35	15	40	ns	12
CAS to RAS Precharge Time	tCEHREL	tCRP	5	1 –	5	_	ns	†
CAS Precharge Time (Page Mode Cycle Only)	†CEHCEL	^t CP	10	1 -	10	_	ns	
Row Address Setup Time	tAVREL	tASR	0	<u> </u>	0	_	ns	
Row Address Hold Time	tRELAX.	^t RAH	10	<u> </u>	10	_	ns	
Column Address Setup Time	^t AVCEL	¹ ASC	0	1 –	0	-	ns	
Column Address Hold Time	[†] CELAX	tCAH	15	T _	15	<u> </u>	ns	1
Column Address Hold Time Referenced to RAS	tRELAX	^t AR	55	l –	60	—	ns	
Column Address to RAS Lead Time	tAVREH	†RAL	35	1 –	40	_	ns	
Read Command Setup Time	†WHCEL	tRCS	0	<u> </u>	0	_	ns	

et4U.com

DataShe

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IL} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- 6. Measured with a current load equivalent to 2 TTL (- 200 μA, + 4 mA) loads and 100 pF with the data output trip points set at VOH = 2.0 V and $V_{OL} = 0.8 V$.
- 7. Assumes that t_{RCD} ≤ t_{RCD} (max).
- 8. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 9. Assumes that $t_{RAD} \ge t_{RAD}$ (max).
- 10. topp (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

MCM94256 5-56

MOTOROLA DRAM DATA

DataSheet4U.com

READ AND WRITE CYCLES (Continued)

	Sym	bol	MCM94256-70		70 MCM94256-80			
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Read Command Hold Time Referenced to CAS	^t CEHWX	^t RCH	0	_	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	tRRH	0	-	0		ns	13
Write Command Hold Time Referenced to CAS	^t CELWH	tWCH	15		15	_	ns	
Write Command Hold Time Referenced to RAS	^t RELWH	twcn	55	_	60	_	ns	
Write Command Pulse Width	†WLWH	tWP	15	_	15	_	ns	
Write Command to RAS Lead Time	†WLREH	tRWL	20	_	20	_	ns	·
Write Command to CAS Lead Time	tWLCEH	tCWL	20	_	20	_	ns	
Data in Setup Time	†DVCEL	tDS	0	_	0	_	ns	14
Data in Hold Time	^t CELDX	[‡] DH	15	_	15	_	ns	14
Data in Hold Time Referenced to RAS	†RELDX	^t DHR	55	_	60	_	ns	
Refresh Period	^t RVRV	tRFSH		8	_	8	ms	
Write Command Setup Time	†WLCEL	twcs	0	_	0		ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	10	_	10	_	ns	
CAS Hold Time for CAS Before RAS Refresh	†RELCEH	tCHR	30	_	30	T -	ns	
CAS Precharge to CAS Active Time	[†] REHCEL	tRPC	0	_	0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	[†] CEHCEL	t _{CPT}	40	-	40		ns	
CAS Precharge Time	tCEHCEL	tCPN	10	_	10	_	ns	
Fast Page Mode Cycle Time	tCELCELP	tPCP	45	_	45		ns	16
Output Buffer and Turn-Off Delay	tCEHQZP	tOFFP	0	25	0	25	ns	10, 16
Access Time from Precharge CAS	^t CEHQVP	tCPAP	_	45	_	45	ns	10, 16

NOTES:

et4U.com

13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
14. These parameters are referenced to CAS leading edge in early write cycles.

15. Early write only (twcs ≥ twcs (min)).

DataSheet4U.com

16. twos is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twos ≥ twos (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.

DataShe


MOTOROLA DRAM DATA

MCM94256

5-57

DataSheet4U.com


READ CYCLE



5

et4U.com

EARLY WRITE CYCLE



MCM94256 5-58 MOTOROLA DRAM DATA

DataSheet4U.com


www.DataSheet4U.com

DataShe

5

DataShe

FAST PAGE MODE READ CYCLE



FAST PAGE MODE WRITE CYCLE (EARLY WRITE)

– ^trasp DataSheet4U.com RCD **⋖**-tRSH ^tCAS CAS ^t CPN ¹RAL ^t AR tASC: TASC trah. ^tCAH - tCAH -t_{CAH} COLUMN ADDRESS ROW COLUMN COLUMN ADDRESSES ADDRESS ADDRESS ADDRESS -trad - twch twcs -- twch +¹wch twcs--twcr † t WE -¹DS-► t_{DS} ^tDH t_{DH} + VALID DATA VALID DATA VALID DATA ^tDHR


MOTOROLA DRAM DATA

MCM94256
5-59

DataSheet4U.com

et4U.com


RAS-ONLY REFRESH CYCLE (W and A8 are Don't Care)



5

et4U.com

CAS BEFORE RAS REFRESH CYCLE (W and A0 – A8 are Don't Care)



DataShe


MCM94256 5-60 MOTOROLA DRAM DATA

DataSheet4U.com


5

DataShe

HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



MCM94256 5-61

DataSheet4U.com


MOTOROLA DRAM DATA

et4U.com

www.DataSheet4U.com

DataSheet4U.com

CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



et4U.com

DataShe

MCM94256 MOTOROLA DRAM DATA 5-62

DataShe

DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (RAS) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The nine address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 9-bit address fields. A total of eighteen address bits, nine rows and nine columns, will decode one of the 262,144 word locations in the device. RAS active transition is followed by CAS active transition (active = VIL, tRCD minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the multiplex window, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal RAS signal is available. This gate feature on the external $\overline{\text{CAS}}$ clock enables the internal CAS line as soon as the row address hold time (tRAH) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are two other variations in addressing the module: RAS-only refresh cycle and CAS before RAS refresh cycle. Both are discussed in separate sections that follow.

READ CYCLE

et4U.com

The DRAM may be read with either a normal random readaSh cycle or a page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in ADDRESS-ING THE RAM, with RAS and CAS active transitions latching the desired bit location. The write (\overline{W}) input level must be high (VIH), tRCS (minimum) before the CAS active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events that are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. CAS controls read access time; CAS must be active before or at tRCD maximum to guarantee valid data out (DQ) at tRAC (access time from RAS active transition). If the t_{RCD} maximum is exceeded, read access time is determined by the CAS active transition (tCAC).

The RAS and CAS clocks must remain active for minimum times of tRAS and tCAS, respectively, to complete the read cycle. W must remain high throughout the cycle, and for time tart or tach after RAS or CAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of tRP to precharge the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the CAS clock is active. When the CAS clock transitions to inactive, the output will switch to High Z, tOFF after inactive transition.

WRITE CYCLE

The DRAM may be written with either an early write or page mode early write cycle. The early write mode is discussed here, while the page mode write operation is covered in another section.

A write cycle begins as described in ADDRESSING THE **RAM.** Write mode is enabled by the transition of \overline{W} to active (VIL). Early write mode is distinguished by the active transition of W, with respect to CAS. Minimum active time tRAS andtCAS, and precharge timet RP apply to write mode, as in the read mode.

An early write cycle is characterized by $\overline{\boldsymbol{W}}$ active transition at minimum time twos before CAS active transition. Data In (DQ) is referenced to CAS in an early write cycle. RAS and CAS clocks must stay active for tRWL and tCWL, respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 512 column locations on a selected row of the module. Read access time in page mode (tCAC) is typically half the regular RAS clock access time (t_{RAC}). Page mode operation consists of keeping RAS active while toggling CAS between VIH and VIL. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum top, while RAS remains low (VIL). The second CAS active transition while RAS is low initiates the first page mode cycle (tpc). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tRASP. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM94256 require refresh every 8 milliseconds.

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM94256. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM94256A.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

5-63

MCM94256

www.DataSheet4U.com

MOTOROLA DRAM DATA

RAS-Only Refresh

RAS-only refresh consists of RAS transition to active, latching the row address to be refreshed, while CAS remains high (VIH) throughout the cycle. An external counter is employed to ensure that all rows are refreshed within the specified limit.

CAS Before **RAS** Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order activates an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding CAS active at the end of a read or write cycle, while RAS cycles inactive for tap and back to active, starts the hidden refresh. This is essentially the execution of a CAS before RAS refresh from a cycle in progress (see Figure 1).

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 512 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 512 times.
- Select a column address, and write "1" into the cell by performing the CAS before RAS refresh counter test, write cycle. Repeat this operation 512 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.

5

et4U.com





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



NOTE: For mechanical data, please see Chapter 10.

MCM94256 5-64 MOTOROLA DRAM DATA