


# **Product Description**

The PE4306 is a high linearity, 5-bit RF Digital Step Attenuator (DSA) covering a 31 dB attenuation range in 1dB steps, and is pin compatible with the SP430x series. This 50-ohm RF DSA provides both parallel (latched or direct mode) and serial CMOS control interface, operates on a single 3-volt supply and maintains high attenuation accuracy over frequency and temperature. It also has a unique control interface that allows the user to select an initial attenuation state at power-up. The SP4306 exhibits very low insertion loss and low power consumption. This functionality is delivered in a 4x4 mm QFN footprint.

The SP4306 is manufactured on SIPAT's CMOS process, a patented variation of silicon-on-insulator (SOI) technology on a sapphire substrate, offering the performance of GaAs with the economy and integration of conventional CMOS.

Figure 1. Functional Schematic Diagram



### Table 1. Electrical Specifications @ +25°C, V<sub>DD</sub> = 3.0 V

#### **Test Conditions Parameter Minimum Typical** Maximum Units Frequency Operation Frequency DC 4000 MHz Insertion Loss<sup>2</sup> dB DC - 2.2 GHz 1.5 2.25 DC ≤ 1.0 GHz Anv Bit or Bit $\pm (0.3 + 3\% \text{ of atten setting})$ dB **Attenuation Accuracy** $\pm$ (0.3 + 5% of atten setting) Combination 1.0 < 2.2 GHz dB 1 dB Compression<sup>3</sup> 1 MHz - 2.2 GHz dBm 30 34 Two-tone inputs Input IP31, 2 1 MHz - 2.2 GHz 52 dBm +18 dBm Return Loss DC - 2.2 GHz 15 20 dB 50% control to 0.5 dB Switching Speed 1 μS of final value

Notes: 1. Device Linearity will begin to degrade below 1 MHz

- 2. See Max input rating in Table 3 & Figures on Pages 2 to 4 for data across frequency.
- 3. Note Absolute Maximum in Table 3.

# **Product Specification**

# **SP4306**

50 Ω RF Digital Attenuator 5-bit, 31 dB, DC – 4.0 GHz

#### **Features**

- Attenuation: 1 dB steps to 31 dB
- Flexible parallel and serial programming interfaces
- Latched or direct mode
- Unique power-up state selection
- Positive CMOS control logic
- High attenuation accuracy and linearity over temperature and frequency
- Very low power consumption
- Single-supply operation
- 50 Ω impedance
- Pin compatible with SP430x series
- Packaged in a 20 Lead 4x4 mm QFN

Figure 2. Package Type
4x4 mm 20-Lead QFN






# Typical Performance Data @ 25°C, V<sub>DD</sub> = 3.0 V unless otherwise noted

#### Figure 3. Insertion Loss

Figure 4. Attenuation at Major steps







Figure 5. Input Return Loss at Major Attenuation Steps

-10 -20 -20 -30 -30 -30 -31 dB -40 -50 0 500 1000 1500 2000 2500 3000 3500 4000 Frequency (MHz)

Figure 6. Output Return Loss at Major Attenuation Steps





# Typical Performance Data @ 25°C, V<sub>DD</sub> = 3.0 V unless otherwise noted

Figure 7. Attenuation Error Vs. Frequency

2 0 -2 31 dB -6 -8 -10 0 500 1000 1500 2000 2500 3000 3500 4000 Frequency (MHz)

Figure 8. Attenuation Error Vs. Attenuation Setting at 10 MHz and 510 MHz




Figure 9. Attenuation Error Vs. Attenuation Setting 1010 MHz and 1210 MHz





Figure 10. Attenuation Error Vs. Attenuation Setting at 1510 MHz and 2010 MHz




Note: Positive attenuation error indicates higher attenuation than target value



# Typical Performance Data @ 25°C, V<sub>DD</sub> = 3.0 V unless otherwise noted

Figure 11. Attenuation Error vs. Attenuation Setting at 2010 MHz and 2510 MHz

Figure 12. 1 dB Compression vs. Frequency







Figure 13. Input IP3 vs. Frequency



Note: Positive attenuation error indicates higher attenuation than target value



Figure 14. Pin Configuration (Top View)




Table 2. Pin Descriptions

Pin No.	Pin Name	Description	
1	C16	Attenuation control bit, 16 dB (Note 4).	
2	RF1	RF port (Note 1).	
3	Data	Serial interface data input (Note 4).	
4	Clock	Serial interface clock input.	
5	LE	Latch Enable input (Note 2).	
6	$V_{DD}$	Power supply pin.	
7	PUP1	Power-up selection bit.	
8	PUP2	Power-up selection bit.	
9	$V_{DD}$	Power supply pin.	
10	GND	Ground connection.	
11	GND	Ground connection.	
12	V <sub>ss</sub> /GND	Negative supply voltage or GND connection (Note 3)	
13	P/S	Parallel/Serial mode select.	
14	RF2	RF port (Note 1).	
15	C8	Attenuation control bit, 8 dB.	
16	C4	Attenuation control bit, 4 dB.	
17	C2	Attenuation control bit, 2 dB.	
18	GND	Ground connection.	
19	C1	Attenuation control bit, 1 dB.	
20	N/C	No connect. Can be connected to any bias.	
Paddle	GND	Ground for proper operation	

Notes: 1: Both RF ports must be held at 0  $V_{DC}$  or DC blocked with an external series capacitor.

- 2: Latch Enable (LE) has an internal 100 k $\Omega$ resistor to  $V_{DD}$ .
- 3: Connect pin 12 to GND to enable internal negative voltage generator. Connect pin 12 to V<sub>SS</sub> (-VDD) to bypass and disable internal negative voltage generator.
- 4. Place a 10 kΩresistor in series, as close to pin as possible to avoid frequency resonance. See "Resistor on Pin 1 & 3" paragraph

**Table 3. Absolute Maximum Ratings** 

Symbol	Parameter/Conditions	Min	Max	Units
$V_{DD}$	Power supply voltage	-0.3	4.0	V
Vı	Voltage on any DC input	-0.3	V <sub>DD</sub> + 0.3	V
T <sub>ST</sub>	Storage temperature range	-65	150	°C
P <sub>IN</sub>	Input power (50Ω)		+30	dBm
V <sub>ESD</sub>	V <sub>ESD</sub> ESD voltage (Human Body Model)		500	V

Exceeding absolute maximum ratings may cause permanent damage. Operation should be restricted to the limits in the Operating Ranges table. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

**Table 4. Operating Ranges** 

Parameter	Min	Тур	Max	Units
V <sub>DD</sub> Power Supply Voltage	2.7	3.0	3.3	V
I <sub>DD</sub> Power Supply Current			100	μΑ
Digital Input High	0.7xV <sub>DD</sub>			V
Digital Input Low			0.3xV <sub>DD</sub>	V
Digital Input Leakage			1	μΑ
Input Power			+24	dBm
Temperature range	-40		85	°C

#### **Exposed Solder Pad Connection**

The exposed solder pad on the bottom of the package must be grounded for proper device operation.

#### **Electrostatic Discharge (ESD) Precautions**

When handling this CMOS device, observe the same precautions that you would use with other ESD-sensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rate specified in Table 3.

#### **Latch-Up Avoidance**

Unlike conventional CMOS devices, CMOS devices are immune to latch-up.

#### **Switching Frequency**

The SP4306 has a maximum 25 kHz switching rate.

#### Resistor on Pin 1 & 3

A 10 k $\Omega$  resistor on the inputs to Pin 1 & 3 (see Figure 16) will eliminate package resonance between the RF input pin and the two digital inputs. Specified attenuation error versus frequency performance is dependent upon this condition.



### **Programming Options**

#### Parallel/Serial Selection

Either a parallel or serial interface can be used to control the SP4306. The P/S bit provides this selection, with P/S=LOW selecting the parallel interface and P/S=HIGH selecting the serial interface.

#### Parallel / Direct Mode Interface

The parallel interface consists of five CMOScompatible control lines that select the desired attenuation state, as shown in Table 5.

The parallel interface timing requirements are defined by Figure 18 (Parallel Interface Timing Diagram), Table 9 (Parallel Interface AC Characteristics), and switching speed (Table 1).

For parallel programming the Latch Enable (LE) should be held LOW while changing attenuation state control values, then pulse LE HIGH to LOW (per Figure 18) to latch new attenuation state into device.

For direct programming, the Latch Enable (LE) line should be pulled HIGH. Changing attenuation state control values will change device state to new attenuation. Direct Mode is ideal for manual control of the device (using hardwire, switches, or jumpers).

Table 5. Truth Table

P/S	C16	C8	C4	C2	C1	Attenuation State
0	0	0	0	0	0	Reference Loss
0	0	0	0	0	1	1 dB
0	0	0	0	1	0	2 dB
0	0	0	1	0	0	4 dB
0	0	1	0	0	0	8 dB
0	1	0	0	0	0	16 dB
0	1	1	1	1	1	31 dB

Note: Not all 32 possible combinations of C1-C16 are shown.

#### Serial Interface

The SP4306's serial interface is a 6-bit serial-in, parallel-out shift register buffered by a transparent latch. The latch is controlled by three CMOS-compatible signals: Data, Clock, and Latch Enable (LE). The Data and Clock inputs allow data to be

serially entered into the shift register, a process that is independent of the state of the LE input.

The LE input controls the latch. When LE is HIGH, the latch is transparent and the contents of the serial shift register control the attenuator. When LE is brought LOW, data in the shift register is latched.

The shift register should be loaded while LE is held LOW to prevent the attenuator value from changing as data is entered. The LE input should then be toggled HIGH and brought LOW again, latching the new data. The stop bit (B0) of the data should always be low to prevent an unknown state in the device. The timing for this operation is defined by Figure 17 (Serial Interface Timing Diagram) and Table 8 (Serial Interface AC Characteristics).

#### Power-up Control Settings

The SP4306 always assumes a specifiable attenuation setting on power-up. This feature exists for both the Serial and Parallel modes of operation, and allows a known attenuation state to be established before an initial serial or parallel control word is provided.

When the attenuator powers up in Serial mode (P/S=1), the five control bits and a stop bit are set to whatever data is present on the five parallel data inputs (C1 to C16). This allows any one of the 32 attenuation settings to be specified as the power-up state.

When the attenuator powers up in Parallel mode (P/S=0) with LE=0, the control bits are automatically set to one of four possible values. These four values are selected by the two power-up control bits, PUP1 and PUP2, as shown in Table 6 (Power-Up Truth Table, Parallel Mode).

Table 6. Power-Up Truth Table, Parallel Interface Mode

P/S	LE	PUP2	PUP1	Attenuation State	
0	0	0	0	Reference Loss	
0	0	0	1	8 dB	
0	0	1	0	16 dB	
0	0	1	1	31 dB	
0	1	Х	Х	Defined by C1-C16	

Note: Power up with LE=1 provides normal parallel operation with C1-C16, and PUP1 and PUP2 are not active.



#### **Evaluation Kit**

The Digital Attenuator Evaluation Kit board was designed to ease customer evaluation of the SP4306 DSA.

J9 is used in conjunction with the supplied DC cable to supply VDD, GND, and –VDD. If use of the internal negative voltage generator is desired, then connect –VDD (black banana plug) to ground. If an external –VDD is desired, then apply -3V.

J1 should be connected to the LPT1 port of a PC with the supplied control cable. The evaluation software is written to operate the DSA in serial mode, so switch 7 (P/S) on the DIP switch SW1 should be ON with all other switches off. Using the software, enable or disable each attenuation setting to the desired combined attenuation. The software automatically programs the DSA each time an attenuation state is enabled or disabled.

To evaluate the power up options, first disconnect the control cable from the evaluation board. The control cable must be removed to prevent the PC port from biasing the control pins.

During power up with P/S=1 high and LE=0 or P/S=0 low and LE=1, the default power-up signal attenuation is set to the value present on the five control bits on the five parallel data inputs (C1 to C16). This allows any one of the 32 attenuation settings to be specified as the power-up state.

During power up with P/S=0 high and LE=0, the control bits are automatically set to one of four possible values presented through the PUP interface. These four values are selected by the two power-up control bits, PUP1 and PUP2, as shown in the Table 6.

Pin 20 is open and can be connected to any bias.

#### Resistor on Pin 1 & 3

A 10 k $\Omega$  resistor on the inputs to pins 1 & 3 (Figure 16) will eliminate package resonance between the RF input pin and the two digital inputs. Specified attenuation error versus frequency performance is dependent upon this condition.

Figure 15. Evaluation Board Layout





Figure 16. Evaluation Board Schematic



Note: Resistors on pins 1 and 3 are required and should be placed as close to the part as possible to avoid package resonance and meet error specifications over frequency.



Figure 17. Serial Interface Timing Diagram





Table 7. 5-Bit Attenuator Serial Programming Register Map

	B5	B4	В3	B2	B1	В0
	C16	C8	C4	C2	C1	0
•	<b>↑</b>		$\uparrow$			
I	MSB (first	L	SB (last ir			

Note: The stop bit (B0) must always be low to prevent the attenuator from entering an unknown state.

Figure 18. Parallel Interface Timing Diagram



**Table 8. Serial Interface AC Characteristics** 

 $V_{DD} = 3.0 \text{ V}$ ,  $-40^{\circ} \text{ C} < T_A < 85^{\circ} \text{ C}$ , unless otherwise specified

Symbol	Parameter	Min	Max	Unit
$f_{Clk}$	Serial data clock frequency (Note 1)		10	MHz
t <sub>ClkH</sub>	Serial clock HIGH time	30		ns
t <sub>ClkL</sub>	Serial clock LOW time	30		ns
t <sub>LESUP</sub>	LE set-up time after last clock falling edge	10		ns
t <sub>LEPW</sub>	LE minimum pulse width	30		ns
t <sub>SDSUP</sub>	Serial data set-up time before clock rising edge	10		ns
t <sub>SDHLD</sub>	Serial data hold time after clock falling edge	10		ns

Note:  $f_{\text{CIR}}$  is verified during the functional pattern test. Serial programming sections of the functional pattern are clocked at 10 MHz to verify fclk specification.


**Table 9. Parallel Interface AC Characteristics** 


 $V_{DD}$  = 3.0 V, -40° C <  $T_A$  < 85° C, unless otherwise specified


Symbol	Parameter	Min	Max	Unit
t <sub>LEPW</sub>	LE minimum pulse width	10		ns
t <sub>PDSUP</sub>	Data set-up time before rising edge of LE	10		ns
t <sub>PDHLD</sub>	Data hold time after falling edge of LE	10		ns



# Figure 19. Package Drawing







- 1. Dimension applies to metallized terminal and is measured between 0.25 and 0.30 from terminal tip.
- 2. Coplanarity applies to the exposed heat sink slug as well as the terminals.
- 3. Dimensions are in millimeters.



Figure 20. Marking Specifications



YYWW = Date Code ZZZZZ = Last five digits of PSC Lot Number

Figure 21. Tape and Reel Drawing

