


KK74ACT192

Presetable BCD/Decade UP/DOWN Counter High-Speed Silicon-Gate CMOS

The KK74ACT192 is identical in pinout to the LS/ALS192, HC/HCT192. The KK74ACT192 may be used as a level converter for interfacing TTL or NMOS outputs to High Speed CMOS inputs.

The counter has two separate clock inputs, a Count Up Clock and Count Down Clock inputs. The direction of counting is determined by which input is clocked. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs. This counter may be preset by entering the desired data on the P0, P1, P2, P3 input. When the Parallel Load input is taken low the data is loaded independently of either clock input. This feature allows the counters to be used as divide-by-n by modifying the count length with the preset inputs. In addition the counter can also be cleared. This is accomplished by inputting a high on the Master Reset input. All 4 internal stages are set to low independently of either clock input. Both a Terminal Count Down (TC_D) and Terminal Count Up (TC_U) Outputs are provided to enable cascading of both up and down counting functions. The TC_D output produces a negative going pulse when the counter underflows and TC_U outputs a pulse when the counter overflows. The counter can be cascaded by connecting the TC_U and TC_D outputs of one device to the Count Up Clock and Count Down Clock inputs, respectively, of the next device.

- TTL/NMOS Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 4.5 to 5.5 V
- Low Input Current: 1.0 μ A; 0.1 μ A @ 25°C
- Outputs Source/Sink 24 mA


**ORDERING INFORMATION**

KK74ACT192N Plastic

KK74ACT192D SOIC

 $T_A = -40^\circ$ to 85° C for all packages**PIN ASSIGNMENT**

P ₁	1 ●	16	V _{CC}
Q ₁	2	15	P ₀
Q ₀	3	14	MR
CP _D	4	13	TC _D
CP _U	5	12	TC _U
Q ₂	6	11	PL
Q ₃	7	10	P ₂
GND	8	9	P ₃

LOGIC DIAGRAM

PIN 16 = V_{CC}
PIN 8 = GND

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V _{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to +7.0	V
V _{IN}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
V _{OUT}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} +0.5	V
I _{IN}	DC Input Current, per Pin	±20	mA
I _{OUT}	DC Output Sink/Source Current, per Pin	±50	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins	±50	mA
P _D	Power Dissipation in Still Air, Plastic DIP+ SOIC Package+	750 500	mW
T _{tsg}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature, 1 mm from Case for 10 Seconds (Plastic DIP or SOIC Package)	260	°C

*Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

+Derating - Plastic DIP: - 10 mW/°C from 65° to 125°C

SOIC Package: : - 7 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
V _{CC}	DC Supply Voltage (Referenced to GND)	4.5	5.5	V	
V _{IN} , V _{OUT}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V _{CC}	V	
T _J	Junction Temperature (PDIP)		140	°C	
T _A	Operating Temperature, All Package Types	-40	+85	°C	
I _{OH}	Output Current - High		-24	mA	
I _{OL}	Output Current - Low		24	mA	
t _r , t _f	Input Rise and Fall Time * (except Schmitt Inputs)	V _{CC} =4.5 V V _{CC} =5.5 V	0 0	10 8.0	ns/V

* V_{IN} from 0.8 V to 2.0 V

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range GND≤(V_{IN} or V_{OUT})≤V_{CC}.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Test Conditions	V _{CC} V	Guaranteed Limits		Unit
				25 °C	-40°C to 85°C	
V _{IH}	Minimum High-Level Input Voltage	V _{OUT} =0.1 V or V _{CC} -0.1 V	4.5 5.5	2.0 2.0	2.0 2.0	V
V _{IL}	Maximum Low - Level Input Voltage	V _{OUT} =0.1 V or V _{CC} -0.1 V	4.5 5.5	0.8 0.8	0.8 0.8	V
V _{OH}	Minimum High-Level Output Voltage	I _{OUT} ≤ -50 μA	4.5 5.5	4.4 5.4	4.4 5.4	V
		*V _{IN} =V _{IH} or V _{IL} I _{OH} =-24 mA I _{OH} =-24 mA	4.5 5.5	3.86 4.86	3.76 4.76	
V _{OL}	Maximum Low-Level Output Voltage	I _{OUT} ≤ 50 μA	4.5 5.5	0.1 0.1	0.1 0.1	V
		*V _{IN} =V _{IH} I _{OL} =24 mA I _{OL} =24 mA	4.5 5.5	0.36 0.36	0.44 0.44	
I _{IN}	Maximum Input Leakage Current	V _{IN} =V _{CC} or GND	5.5	±0.1	±1.0	μA
I _{OLD}	+Minimum Dynamic Output Current	V _{OLD} =1.65 V Max	5.5		75	mA
I _{OHD}	+Minimum Dynamic Output Current	V _{OHD} =3.85 V Min	5.5		-75	mA
I _{CC}	Maximum Quiescent Supply Current (per Package)	V _{IN} =V _{CC} or GND	5.5	8.0	80	μA

* All outputs loaded; thresholds on input associated with output under test.

+Maximum test duration 2.0 ms, one output loaded at a time.

FUNCTION TABLE

Inputs				Mode
MR	\overline{PL}	C _P _U	C _P _D	
H	X	X	X	Reset(Asyn.)
L	L	X	X	Preset(Asyn.)
L	H		H	No Count
L	H		H	Count Up
L	H	H		Count Down
L	H	H		No Count

X = don't care

The KK74ACT192 can be preset to any state, but will not count beyond 9. If preset to state 10, 11, 12, 13, 14 or 15, it will follow the sequence 10, 11, 6: 12, 13, 4: 14, 15, 2 if counting Up, and follow the sequence 15, 14, 13, 12, 11, 10, 9 if counting Down.

Logic equations

For Terminal Count:





$$\begin{aligned} TC_U &= Q_0 \cdot Q_3 \cdot C_{P_U} \\ \overline{TC_D} &= Q_0 \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot \overline{Q_3} \cdot \overline{C_{P_D}} \end{aligned}$$

AC ELECTRICAL CHARACTERISTICS ($V_{CC}=5.0\text{ V} \pm 10\%$, $C_L=50\text{pF}$, Input $t_r=t_f=3.0\text{ ns}$)

Symbol	Parameter	Guaranteed Limits				Unit	
		25 °C		-40°C to 85°C			
		Min	Max	Min	Max		
f_{max}	Maximum Clock Frequency (Figure 1)	100		80		MHz	
t_{PLH}	Propagation Delay, CP_U or CP_D to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 2)		15		16.5	ns	
t_{PHL}	Propagation Delay, CP_U or CP_D to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 2)		14		15.5	ns	
t_{PLH}	Propagation Delay, CP_U or CP_D to Q_n (Figure 1)		12		13.5	ns	
t_{PHL}	Propagation Delay, CP_U or CP_D to Q_n (Figure 1)		12		13.5	ns	
t_{PLH}	Propagation Delay, P_n to Q_n (Figure 3)		12		13.5	ns	
t_{PHL}	Propagation Delay, P_n to Q_n (Figure 3)		12		13.5	ns	
t_{PLH}	Propagation Delay, \overline{PL} to Q_n (Figure 4)		12		13.5	ns	
t_{PHL}	Propagation Delay, \overline{PL} to Q_n (Figure 4)		15		16.5	ns	
t_{PHL}	Propagation Delay, MR to Q_n (Figure 5)		15		16.5	ns	
t_{PLH}	Propagation Delay, MR to $\overline{TC_U}$ (Figure 6)		14		15.5	ns	
t_{PHL}	Propagation Delay, MR to $\overline{TC_D}$ (Figure 6)		14		15.5	ns	
t_{PLH}	Propagation Delay, \overline{PL} to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 6)		15		16.5	ns	
t_{PHL}	Propagation Delay, \overline{PL} to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 6)		11		12.5	ns	
t_{PLH}	Propagation Delay, P_n to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 6)		15		16.5	ns	
t_{PHL}	Propagation Delay, P_n to $\overline{TC_U}$ or $\overline{TC_D}$ (Figure 6)		15		16.5	ns	
C_{IN}	Maximum Input Capacitance	4.5		4.5		pF	
C_{PD}	Power Dissipation Capacitance	Typical @25°C, $V_{CC}=5.0\text{ V}$				pF	
		45					

TIMING REQUIREMENTS ($C_L=50\text{pF}$, Input $t_r=t_f=3.0\text{ ns}$, $V_{CC}=5.0\text{ V} \pm 10\%$)

Symbol	Parameter	Guaranteed Limits		Unit
		25 °C	-40°C to 85°C	
t_{su}	Minimum Setup Time, P_n to \overline{PL} (Figure 7)	8	9	ns
t_h	Minimum Hold Time, \overline{PL} to P_n (Figure 7)	-1.0	-1.0	ns
t_w	Minimum Pulse Width, PL (Figure 4)	14	15	ns
t_w	Minimum Pulse Width, CP_U or CP_D (Figure 1)	10	11	ns
t_w	Minimum Pulse Width, MR (Figure 5)	12	14	ns
t_{rec}	Minimum Recovery Time, \overline{PL} to CP_U or CP_D (Figure 5)	8	9	ns
t_{rec}	Minimum Recovery Time, MR to CP_U or CP_D (Figure 5)	14	16	ns


Figure 1. Switching Waveforms

Figure 2. Switching Waveforms

Figure 3. Switching Waveforms

Figure 4. Switching Waveforms




Figure 5. Switching Waveforms




Figure 6. Switching Waveforms








Figure 7. Switching Waveforms

TIMING DIAGRAM




EXPANDED LOGIC DIAGRAM





**N SUFFIX PLASTIC DIP
(MS - 001BB)**

NOTES:

- Dimensions "A", "B" do not include mold flash or protrusions.


Maximum mold flash or protrusion 0.25 mm (0.010) per side.



	Dimension, mm	
Symbol	MIN	MAX
A	18.67	19.69
B	6.1	7.11
C		5.33
D	0.36	0.56
F	1.14	1.78
G		2.54
H		7.62
J	0°	10°
K	2.92	3.81
L	7.62	8.26
M	0.2	0.36
N	0.38	

**D SUFFIX SOIC
(MS - 012AC)**

NOTES:

- Dimensions A and B do not include mold flash or protrusion.
- Maximum mold flash or protrusion 0.15 mm (0.006) per side for A; for B - 0.25 mm (0.010) per side.



	Dimension, mm	
Symbol	MIN	MAX
A	9.8	10
B	3.8	4
C	1.35	1.75
D	0.33	0.51
F	0.4	1.27
G		1.27
H		5.72
J	0°	8°
K	0.1	0.25
M	0.19	0.25
P	5.8	6.2
R	0.25	0.5