

TD035STEE1

Ver 0.4



TFT LCD Specification

Model NO.: TD035STEE1

Customer Signature	
Data	
Date	

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Table of Contents

NO.	Item	Page
	Cover Sheet	1
	Table of Contents	2
	Record of Reversion	3
1	Features	4
2	General Specification	4
3	Input / Output Terminals	5
4	Absolute Maximum Ratings	8
5	Electrical Characteristics	9
6	Block Diagram	11
7	Timing Chart	12
8	Power On/Off Sequence	15
9	Optical Characteristics	16
10	Reliability	20
11	Handling Cautions	21
12	Application Note	22
13	Mechanical Drawing	31
14	Packing Drawing	33

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



Record of Reversion

Rev	Issued Date	Description
0.0	Jun, 10, 2005	New
0.1	Nov, 08, 2005	1. Update 2.GENERAL SPECIFICATION: Power consumption (LCD Panel + Driver IC)
		2. Update 5.1 Driving TFT LCD Panel and add note in page9:
		(1) Supply Current
		(2) Power consumption
		(3) Add Note 3: Base on VDDIO=3.0V, VDC=3.0V
		(4) Add Note 4: LCD Panel + Driver IC
		3. Update 7.1 Display timing
		4. Update 8. Power On/Off Sequence
		5. Update Shock (non-operation) of Reliability in page 20
		6. Add Command descriptions in page 27
		7. Update 7.1 Display timing: QVGA Mode Clock frequency
0.2	Dec, 26, 2005	1. Update 9.1 Optical specification :
		(1) 9.1.1 Back light Off w / Touch panel : View angle
		(2) 9.1.2 Back Light On w / Touch panel : Contrast ratio & View angle
		2. Update 10.Reliability :
		(1) Low Temperature Operation
		(2) Low Temperature Storage (non-operation)
		3. Update 5.1 Driving TFT LCD Panel : Power consumption
0.3	Feb, 16,2006	1. Update 2.GENERAL Specification's Power consumption :
		LCD Panel +Driver IC
		2. Update 5. ELECTRICAL CHARACTERISTICS:
		Supply Current and Power consumption
		3. Update 7.1 Display timing : VGA Mode and QVGA Mode
		4. Update 7.1 Input timing chart and AC Characteristics
		5. Update 8. Power On/Off Sequence
0.4	Mar, 29,2006	1. Update 2.GENERAL SPECIFICATION' s Dot Pitch (HxV)
		2. Update 2.GENERAL SPECIFICATION's Power consumption
		3. Update 5.1 Driving TFT LCD Panel's Supply Current & Power consumption
		4. Update 13. Mechanical Drawing
		5. Update 10. Reliability test, Thermal Shock 50 cycles



1. FEATURES

The 3.5" LCD module is the Transflective active matrix color TFT LCD module. LTPS (Low Temperature Poly Silicon) TFT technology is used and it s COG design. The LCD module includes touch panel, backlight and TFT LCD panel with minimal external circuits and components required.

2. GENERAL SPECIFICATION

Ι	tem	Description	Unit
Display Size (Diagonal)		3.5 inch (8.9cm)	-
Display Type		Transflective	-
Active Area (HxV)		53.28 X 71.04	mm
Number of Dots (HxV)		480 x RGB x 640	dot
Dot Pitch (HxV)		0.037 X 0.111	mm
Color Arrangement		RGB Stripe	-
Color Numbers		262,144 (6 bits)	-
Outline Dimension (HxV	/xT)	64 X 85 X 4.1(Max 4.4)* W/O FPC	mm
Weight		TBD	g
LCD Panel +		76.89 (Max.) VGA mode	
Power consumption	Driver IC	53.36 (Max.) QVGA mode	mW
	Backlight	432 (Typ, I= 20mA)	

* Exclude FPC and protrusions.



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



3. INPUT/OUTPUT TERMINALS

3.1 TFT LCD module

Pin	Symbol	I/O	Description	Remark
1	GND		Digital Ground	
2	YU	Ι	Y axis position (Top)	
3	XR	Ι	X axis position (Right)	
4	YL	Ι	Y axis position (Bottom)	
5	XL	Ι	X axis position (Left)	
6	GND		Digital Ground	
7	NC		NC	
8	NC		NC	
9	GND		Digital Ground	
10	NC		NC	
11	NC		NC	
12	NC		NC	
13	NC		NC	
14	NC		NC	
15	GND		Digital Ground	
16	NC		NC	
17	XRES	Ι	Reset Signal	
18	NC		NC	
19	NC		NC	
20	VDC	Ι	Power supply for booster	
21	GND		Digital Ground	
22	B0	Ι	Blue Data	
23	B1	Ι	Blue Data	
24	B2	Ι	Blue Data	
25	B3	Ι	Blue Data	
26	B4	Ι	Blue Data	
27	B5	Ι	Blue Data	
28	GND		Digital Ground	
29	G0	Ι	Green Data	
30	G1	Ι	Green Data	
31	G2	Ι	Green Data	
32	G3	Ι	Green Data	
33	G4	Ι	Green Data	




34	G5	Ι	Green Data
35	GND		Digital Ground
36	R0	Ι	Red Data
37	R1	Ι	Red Data
38	R2	Ι	Red Data
39	R3	Ι	Red Data
40	R4	Ι	Red Data
41	R5	Ι	Red Data
42	GND		Digital Ground
43	VDDIO	Ι	Logic Supply Voltage
44	NC		NC
45	GND		Digital Ground
46	PCLK	Ι	Clock signal
47	GND		Digital Ground
48	DE	Ι	Data Enable
49	DOUT	0	Serial interface data Output
50	XCS	Ι	Serial interface chip select
51	DIN	Ι	Serial interface data input
52	NC		NC
53	SCL	Ι	Serial interface clock input
54	VSYNC	Ι	Vertical SYNC input
55	HSYNC	Ι	Horizontal SYNC input
56	NC		NC
57	NC		NC
58	LED-	Ι	Cathode of LED
59	LED+	Ι	Anode of LED
60	GND		Digital Ground

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.




3.2 Touch panel Pin

Touch Panel Pin	Module Pin	Symbol	Description	Remark
1	3	XR	Touch Panel Right Side	
2	4	YL	Touch Panel Lower Side	
3	5	XL	Touch Panel Left Side	
4	2	YU	Touch Panel Upper Side	



3.3 Back light pin assignment






4. ABSOLUTE MAXIMUM RATINGS

					GND=0V
Item	Symbol	MIN	MAX	Unit	Remark
Logic Supply Voltage	VDDIO	-0.3	+6.5	V	
Analog Supply Voltage	VDC	-0.3	+6.5	V	
Maximum aunalu valtaga	Vin	-0.3	VDDIO+0.3	V	
Maximum supply voltage	Vout	-0.3	VDDIO+0.3	V	
Touch Panel Operation Voltage	VTouch	-	5.0	V	
Backlight LED forward Voltage	VF	-	4	V	
Backlight LED reverse Voltage	Vr	-	5	V	
Backlight LED forward current	IF		30		Note 2
(Ta=25°C)	1F	-	50	mA	Note 2
Operating Temperature	Topr	-10	60	°C	
Storage Temperature	Tstg	-20	70	°C	

Note 1. Reference voltages must satisfy the following relationship: VDC \geq VDDIO.

Note 2. Relation between maximum LED forward current and ambient temperature is showed as bellow.

Ambient Temperature vs. Allowable Forward Current





5. ELECTRICAL CHARACTERISTICS

5.1 Driving TFT LCD Panel

						Ta=25℃
Item	Symbol	MIN	TYP	MAX	Unit	Remark
Supply Voltage	VDDIO	0 +1.7 +3.0		+3.3	V	
Suppry Voltage	VDC	+2.7	+3.0	+3.3	V	
Input Voltage	VIL	VSS		0.3VDDIO	V	Note 1
Input Voltage	VIH	0.7VDDIO		VDDIO	V	
	VOL	VSS	_	0.2VDDIO		DOUT
Output Voltage	VOH	0.8VDDIO	_	VDDIO		DOUT
	Iddio(VGA)	_	_	0.9	mA	
Summly Current	IDC(VGA)	_	_	24.73	mA	Note 3
Supply Current	Iddio(qvga)	_	_	0.15	mA	INOLE 5
	IDC(QVGA)	_	_	17.63	mA	
Power consumption	P_{VGA}	_	_	76.89	mW	Note 4
	Pqvga	_	_	53.36	mW	INOLE 4

Note 1: Related pins: VSYNC, HSYNC, DE, PCLK, OSC1, OSC2, FDONIN, XRES, XCS,

SCL, DIN, and PD0-17

Note 2: The supply current specification is measured at the line inversion test pattern (Color bar vertical as the diagram shown below).



Note 3: Base on VDDIO=3.0V, VDC=3.0V Note 4: LCD Panel + Driver IC

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



TD035STEE1

5.2 Driving backlight

5.2 Driving backlight Ta=25°C							
Item	Symbol	MIN	TYP	MAX	Unit	Remark	
Forward Current	$I_{\rm F}$	-		30	mA	LED/Part	
LED Life Time	-	-	5,000	-	Hr	IF: 15mA	
Forward Current Voltage	VF	-	(3.6)	4.0	V	IF: 20mA ,LED/Part	

Note: Backlight driving circuit is recommend as the fix current circuit.


5.3 Driving touch panel (Analog resistance type)					Ta=2	25℃
Item	Symbol	MIN	TYP	MAX	Unit	Remark
Resistor between terminals (XR-XL)	Rx	100	-	1100	Ω	
Resistor between terminals (YU-YL)	Ry	100	-	1100	Ω	
Operation Voltage	V_{Touch}	-	5.0	-	V	DC
Line Linearity (X direction)	-	-1.5	-	+1.5	%	Note
Line Linearity (Y direction)	-	-1.5	-	+1.5	%	NOLE
Chattering	-	-	-	10	ms	
Surface Hardness	-	3	-	-	Н	JIS K 5600
Minimum tension for detecting	-	-	-	80	g	
Insulation Resistance	Ri	20	-	-	MΩ	At DC 25V

Note. The minimum test force is 80 g.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



6. BLOCK DIAGRAM







7. TIMING CHART

7.1 Display timing

VGA Mode

Display	Dorometer	Symbol	Conditions		Ratings	3	Unit
Mode	de Vertical cycle Vertical data start Vertical Sync Pulse width Vertical front porch Vertical Back porch Vertical blanking period Vertical active area Horizontal cycle Horizontal front porch Horizontal Sync Pulse width	Symbol	Conditions	MIN	TYP	MAX	Om
	Vertical cycle	VP		648	660	670	Line
	Vertical data start	VDS	VS+VBP	4	4	4	Line
	Vertical Sync Pulse width	VS		2	2	2	Line
	Vertical front porch	VFP		4	16	26	Line
	Vertical Back porch	VBP		2	2	2	Line
	Vertical blanking period	VBL	VS+VBP+VFP	8	20	30	Line
	Vertical active area	VDISP		640	640	640	Line
Normal	Horizontal cycle	HP		559	600	620	dot
	Horizontal front porch	HFP		63	104	124	dot
		HS		8	8	8	dot
	Horizontal Back porch	HBP		8	8	8	dot
	Horizontal Data start	HDS	HS+HBP	16	16	16	dot
	Horizontal active area	HDISP		480	480	480	dot
	Clock frequency	fclk		22	26	28	MHz
	Clock nequency	tclk		45	38	35	nS


QVGA Mode

Display	Douromatou	Gruphal	Conditions		Ratings	3	I Init
Mode	Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
	Vertical cycle	VP		326	_	_	Line
	Vertical data start	VDS	VS+VBP	4	—	—	Line
	Vertical Sync Pulse width	VS		2	—	—	Line
	Vertical front porch	VFP		2	_	_	Line
	Vertical Back porch	VBP		2	_	—	Line
	Vertical blanking period	VBL	VS+VBP+VFP	6	—	—	Line
	Vertical active area	VDISP		320	_	—	Line
Normal	Horizontal cycle	HP		344		_	dot
	Horizontal front porch	HFP		88	—		dot
	Horizontal Sync Pulse width	HS		8		—	dot
	Horizontal Back porch	HBP		8	—	-	dot
	Horizontal Data start	HDS	HS+HBP	16			dot
	Horizontal active area	HDISP		240		—	dot
	Clock frequency	fclk		6.5	_	—	MHz
	Clock inequeliey	tclk		153.8	_	_	nS


The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



Input timing chart



<Horizontal Timing chart>




*1. The frequency of CLK should be continued whether in display or blank region to ensure IC operating normally.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



Setup/ Hold Timing chart



AC Characteristics:


Parameter	Symbol	Conditions		Ratings		Unit
Farameter	Symbol	Conditions	MIN	TYP	MAX	UIIIt
VSYNC Setup time	VSSU	_	5	_	_	ns
VSYNC Hold time	VSHO	_	10	_	_	ns
HSYNC Setup time	HSSU	_	5	_	_	ns
HSYNC Hold time	HSHO	HS = 8 dot	5	_	_	ns
VSYNC-HSYNC Falling edge	HVPD	_	0	_	_	ns
PCLK cycle time	PCLKCYC	_	34	_	_	ns
Clock "L" pulse width	PCLKL	—	12	_	_	ns
Clock "H" pulse width	PCLKH	—	12	_	_	ns
DE setup time	ESU	—	5	_	_	ns
DE Hold time	EHO	_	10			ns
Data setup time	DSU	_	5		_	ns
Data Hold time	DHO	_	10	_	_	ns

Note 1 : Input signal rise/fall time : tr, tf ≤ 5 ns


Note 2 : The threshold voltage of input signal : VIH = 0.7xVDDIO, VIL = 0.3xVDDIO



8. Power On/Off Sequence



Power off sequence



Characteristics	Symbol	Conditions	Min	Тур.	Max	Unit
Power on reset time	tpor	—	100	_	_	ns
Reset release time (Reset H - CMD)	tpos	_	50	_	_	ms
CMD – Input timing time	tpot	_	10	_	_	ms
Sleep mode release time	tpoc	—	250	—	-	ms
XRES – VDC power off time	tpof	_	1	_	_	ms

[Note 1] To avoid image retention, please input white image for two frames before power off.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



9. Optical Characteristics

9.1 Optical Specification

9.1.1 Back light Off w / Touch panel

Ta=25℃

Item	Symb	ol	Condition	MIN	TYP	MAX	Unit	Remarks
	θR			TBD	40	-		
Viewing Angles	θL	,	CR ≥ 3	TBD	30	-	Dagraa	Note 9-1
Viewing Angles	θU	ſ	$CR \ge 3$	TBD	40	-	Degree	Note 9-1
	θD)		TBD	40	-		
Chromaticity	White	Х	$\Theta = 0^{\circ}$	TBD	TBD	TBD	-	Note 9-3
Chromaticity	vv IIIte	У	0=0	TBD	TBD	TBD	-	Note 9-3
Contrast Ratio	CR		$\Theta = 0^{\circ}$	TBD	8:1	-	-	Note 9-2
Reflectivity	R		$\Theta = 0^{\circ}$	TBD	5	-	%	Note 9-4

9.1.2 Back Light On w / Touch panel

Ta=25°C Item Symbol Condition MIN TYP MAX Unit Remarks θR TBD 80 θL TBD 80 -Viewing Angles $CR \ge 5$ Degree Note 9-1 θU TBD 80 _ θD 70 TBD -Response Time Tr+Tf $\Theta = 0^{\circ}$ 35 50 Note 9-5 _ ms Note 9-6 Contrast Ratio CR $\Theta = 0^{\circ}$ TBD 200:1 -- $\Theta = 0^{\circ}$ Luminance L TBD 150 cd/m^2 Note 9-7 _ IF=20mA NTSC -TBD 37 -% Note 9-7 -Uniformity TBD % Note 9-8 80 ---TBD 0.31 TBD Х White $\Theta = 0^{\circ}$ Note 9-3 Chromaticity _ TBD 0.33 TBD у

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.






- 9.2 .Basic measure condition
 - 9.2.1 Driving voltage

VDD= 10.0V, VEE=-5.0V

- 9.2.2 Ambient temperature: Ta=25°C
- 9.2.3 Testing point: measure in the display center point and the test angle $\Theta = 0^{\circ}$
- 9.2.4 Testing Facility

Environmental illumination: ≤ 1 Lux







The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



Note 9-1: Viewing angle diagrams (Measure System A)





Contrast Ration is measured in optimum common electrode voltage.

 $CR = \frac{Luminance with white image}{Luminance with black image}$


Note 9-3: White chromaticity as back light off: (Measure System A)

Note 9-4: Reflectivity (R) (Measure System A)

In the measuring system A,.calculate the reflectance by the following formula.

D off a stivity (D)	Output from the white display panel	\mathbf{x} Reflectance factor of reflectance
Reflectivity(R)= -	Output from the reflectance standard	standard





Note 9-5: Definition of response time: (Measure System B)



Note 9-6: Contrast Ratio in back light On (Measure System B)

Contrast Ration is measured in optimum common electrode voltage.


CR = Luminance with white image Luminance with black image

Note 9-7: Luminance: (Measure System B)

Test Point: Display Center

Note 9-8: Uniformity (Measure System B)

The luminance of 9 points as the black dot in the figure shown below are measured and the uniformity is defined as the formula:





10. Reliability

No	Test Item	Condition				
1	High Temperature Operation	Ta=+60°C, 240hrs				
2	High Temperature & High Humidity Operation	Ta=+40°C, 95% RH, 240hrs				
3	Low Temperature Operation	Ta= -20°C , 240hrs				
4	High Temperature Storage (non-operation)	Ta=+70°C, 240hrs				
5	Low Temperature Storage (non-operation)	Ta= -30°C , 240hrs				
6	Thermal Shock (non-operation)	$-20^{\circ}C(30 \text{ min}) \leftrightarrow 70^{\circ}C(30 \text{ min}), 50 \text{ cycles}$				
		C=150pF, R=330 Ω ;				
7	Surface Discharge (non-operation) (LCD surface)	Discharge: Air: ±15kV; Contact: ±8kV				
		5 times / Point; 5 Points / Panel				
8	Shock (non-operation)	Acceleration: 100G; Period: 2.5 ms				
0		Directions: $\pm X$, $\pm Y$, $\pm Z$; Cycles: Three times				
		Hit 1,000,000 times with a silicon rubber of R0.8, HS				
9	Pin Activation Test (Touch Panel)	60.				
2		Hitting Force: 250g				
		Hitting Speed: 3 time/sec				
		Pen: 0.8R Polyacetal stylus				
	Writing Friction Resistance Test	Load: 250g				
10	(Touch Panel)	Speed: 3 Strokes/sec				
		Stroke: 35mm				
		100000 times				

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



11. Handling Cautions

11.1 ESD (Electrical Static Discharge) strategy

ESD will cause serious damage of the panel, ESD strategy is very important in handling. Following items are the recommended ESD strategy

- 11.1.1 In handling LCD panel, please wear gloves with non -charged material. Using the conduction ring connect wrist to the earth and the conducting shoes to the earth is necessary.
- 11.1.2 The machine and working table for the panel should have ESD protection strategy.
- 11.1.3 In handling the panel, ionized air flowing decrease the charge in the environment is necessary.
- 11.1.4 In the process of assemble the module; shield case should connect to the ground.

11.2 Environment

- 11.2.1 Working environment should be clean room.
- 11.2.2 Because touch panel has protective film on the surface, please remove the protection film slowly with ionized to prevent the electrostatic discharge.

11.3 Touch panel

- 11.3.1 The front touch panel is vulnerable to heavy weight, so any input must be done by special stylus or by a finger. Do not put any heavy stuff on it.
- 11.3.2 When any dust or stain is observed on a film surface, clean it using a lens cleaner for glasses or something similar.

11.4 Others

- 11.4.1 Turn off the power supply before connecting and disconnecting signal input cable.
- 11.4.2 Because the connection area of FPC and panel is not so strong, do not handle panel only by FPC or bend FPC.
- 11.4.3 Water drop on the surface when panel is powered on will corrode panel electrode.
- 11.4.4 Before opening up the packing bag, watch out the environment for the panel storage. High temperature and high humidity environment is prohibited.
- 11.4.5 In the case the TFT LCD module is broken, please watch out whether liquid crystal leaks out or not. If your hand touches liquid crystal, wash your hands cleanly with water and soap as soon as possible

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.




12. Application Note


- 12.1 Design notes on touch panel
 - 12.1.1 Explanation of each boundary of touch panel
 - A . Boundary of Double-sided adhesive
 - a. Electrically detectable within this zone.
 - When holding the touch panel by housing, it needs to be held at outside of this zone.
 - b. Film is supported by double-sided adhesive tape.
 - B . Viewing area
 - a. Cosmetic inspection to be done for this area.
 - This area is set as inside of boundary of double-sided adhesive with tolerance.
 - C . Boundary of transparent insulation
 - a. Purpose is to "Help" to secure insulation.
 - b. Electrical insulation on this area is not guaranteed.
 - c. We do recommend not to hold this area by something like housing or gasket.
 - D. Active area
 - a. This area is where the performance is guaranteed.

This area set as some distance inside from the boundary area of double-sided adhesive tape since its neighboring area is less durable to writing friction.

b. Please refer to the attached module drawing for the bezel opening and window size design.




There is some possibility to damage




No Damage to ITO

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.





- 12.1.2 Housing and touch panel
 - A. Please have clearance between the side of touch panel, and any conductive material such as metal frame.(drawing.1) Transparent electrode exists on glass of touch panel from end to end.
 - B. It is recommended to fix a touch panel on the LCD module chassis rather than the touch panel housing. Clinging at conductive material and side of touch panel might cause malfunction.






12.2 Note for image discharge circuit

- 12.2.1 The image will remain on display when the power is suddenly cut off in abnormal condition, ie, unit dropped and battery fell out. The phenomenon is because the electrical charge well be held in pixel, if there is no extra input signal to release it, the residual image occurs.
- 12.2.2 The imaging discharge circuit is used for clearing the image residual on display. The circuit is designed on panel and customer can input signal to driver the function especially in the case that the battery or power supplier unit are removable.
- 12.2.3 The circuit below is designed on panel to avoid image sticking.
- 12.3 Note for 3-Wire command

The LCM support the 3-Wire serial interface to set internal register. Read/Write bit D/C, Serial address D7 to D0 (DIN) and serial data D7 to D0 (DOUT) are read at the rising edge of the serial clock, via the serial input pin. This data is synchronized on the rising edge of eighth serial clock and is then converted to parallel data. The serial interface signal timing chart is shown below.

a) Command write instruction

While the XCS signal is low, a zero detected in the DIN signal causes the serial interface controller to recognize the next SCL rising edge as D7 of a command and start fetching data. In the input data, MSB = D7 and LSB = D0. Once the LSB of the command has been input, the serial interface controller expects either a command or parameter data according to the rising edge. If D/C = high, it recognizes the data the host transmits next as a parameter. If D/C = low, it recognizes the next data as a command.




b) Status read


The JBT6K78-AS(PI) allows the host to issue a request (status read instruction) to retrieve the internal chip status and ID information. Status data and ID information are output on the rising edge of SCL. After reading status data and ID information, the host can enable the next command transfer by driving XCS high temporarily and then back low. Note that the status read protocol varies with the operation command type.



For the 8 bits long operation command (06, 07, 08h, and 0Ah to 0Eh)




For the 16 or more bits long operation command (04,09h, and EBh)



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.


Transfer out of rule



Example of introducing conventions for transferring the XCS signal in units of 8 bits

In the above example of transfer for the JBT6K74-21AS, an operation code is specified in the command area configured when D/C = 0. In this case, the internal command register accepts only the data of the parameter assigned by the operation code, with excess data invalidated in the valid XCS period. If the valid XCS period is fixed, however, the following status is set up.

Example) When XCS = 32 bits, and DIN = 9 bits (command) + (1 bit (D/C) + 8 bits (parameter))



Note: In the above example, the 32-bit XCS signal is valid and fixed. This also applies to 16- or 24-bit applications.

You should note the following points.


- For consecutive command transfer, if data is transferred in the invalid-data period in the above example and the transfer doesn't finish in the valid XCS period, the data transfer is interrupted by the break or pause function. In this case, you resend data according to rules covered in paragraph c), "Data recovery after transfer interruption or suspension."
- With transfer restrictions (for example, a XCS signal format is set) or with other restrictions, you should prevent trouble by driving the XCS signal high for each command.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



TD035STEE1

Serial Interface



Serial in	nterface and Reset						
Paramet	ter	Symbol	Conditions	Min.	Тур.	Max.	Unit
	Clock cycle	tscyc	—	100	_	—	ns
Write	SCL "H" Period	tshw	—	35	_	_	ns
mode	SCL "L" Period	tslw	—	35	_		ns
moue	Data Set-up Time	tsds	_	20	_		ns
	Data Hold Time	tsdh	_	20	_		ns
	Clock cycle	tscyc	_	150	_	_	us
Read	SCL "H" Period	tshw	_	60	_		ns
mode	SCL "L" Period	tslw	_	60	_		ns
moue	Output Data Delay Time	tacc	_	10	_	50	ns
	Output Data Hold Time	toh	_	15	_	50	ns
XCS '	'L" cancel time	tscc	_	20	_	_	ns
XCS '	'H" pulse width	tchw		40	_	_	ns
XCS sig	gnal setup time	tcss	_	30	_	_	ns
XCS sig	gnal hold time	tcsh	_	35		_	ns

Note 1 : Input signal rise/fall time : tr, tf ≤ 15 ns

Note 2 : The threshold voltage of input signal : VIH = 0.7xVDDIO, VIL = 0.3xVDDIO



Command descriptions :

Operation code	byte	Function	P	in set	ting	Valid FR	R/W/C	Init	lal regi [He		alue				1st b	yte			
(hex)			XCS	SCL	XRES	sync.mode		1	2	3	4	D7	D6	D5	D4	D3	D2	D1	D0
Date setup comma			1	T	1		-	1											
00	0	No operation	0	+	1		С												
01	0	Software rest	0	+	1		С		-	-									
												XX							
			-									0	1 V6	1 V5	1 V4	0 V3	1 V2	0 V1	0 V0
04	3	Read display identification information	0	+	1		R	74	80	10	00	1	0	0	0	0	0	0	0
		information	-									XX							
												0	0	0	1	0	0	0	0
							_					*	*	RCR5	RCR4	RCR3	RCR2	RCR1	RCR0
06	1	Read red color	0	+	1		R	00	00	00	00			none	non	nono	Refu	nom	rtorto
07	1		0		1		D	00	00	00	00	*	*	RCG5	RCG4	RCG3	RCG2	RCG1	RCG0
07	1	Read green color	0	+	1		R	00	00	00	00								
08	1	Read blue color	0	+	1		R	00	00	00	00	*	*	RCB5	RCB4	RCB3	RCB2	RCB1	RCB0
00	1	10000 0100 00101	Ÿ		1		iv.	00	00	00	00								
												RDS31	RDS30	RDS29			RDS26	*	*
												0	0	0	0	0	0	0	0
												*	RDS22	RDS21	RDS20	*	*	RDS17	*
09	4	Read display status	0	+	1		R	00	60	00	00	0	1	1 RDS13	0	0	0 RDS10	0	0
												0	0	0 RDS15	0	0	0 RDS10	0	0
												*	*	*	RDS4	RDS3	RDS2	RDS1	*
												0	0	0	0	0	0	0	0
												RDP7	*	*	RDP4	*	RDP2	*	*
0A	1	Read display power mode	0	+	1		R	00	00	00	00	0	0	0	0	0	0	0	0
0.0	1		0		1		D	00	00	00	00	RDM7	RDM6	RDM5	RDM4	RDM3	*	*	*
0B	1	Read display MADCTL setting	0	+	1		R	00	00	00	00	0	0	0	0	0	0	0	0
0C	1	Read interface color format	0	+	1		R	60	00	00	00	*	RDF6	RDF5	RDF4	*	*	*	*
60	1	Read interface color format	0	1	1		K	00	00	00	00	0	1	1	0	0	0	0	0
0D	1	Read display image mode	0	+	1		R	00	00	00	00	*	*	RDI5	*	*	*	*	*
		1.0										0	0	0	0	0	0	0	0
0E	1	Read display signal mode	0	+	1		R	00	00	00	00	*	*	RDS15			RDS12	*	*
10	0	Sleen in	0	<u> </u>	1		С					0	0	0	0	0	0	0	0
10	0	Sleep-in Sleep out	0	+ +	1		C					-							
11	0	Sleep-out	0	+	1				-			1							
12	0	Don't use							-										
20	0	Inversion off	0	+	1		С					1							
20	0	Inversion on	0	+	1		C												
26		Don't use			1			00	00	00	00								
28	0	Display off	0	+	1		С					1							
29	0	Display on	0	+	1		C		-										
2A to 30		Don't use					-		-										
36	1	Memore acceess control	0	+	1		W	00	00	00	00	B7 0	B6 0	B5 0	B4 0	B3 0	*	* 0	*
3A	1	RGB Interface data format	0	+	1		W	60	00	00	00	*	IPF6	IPF5	IPF4 0	*	*	*	*
3B	1	Quad Date configuration	0	+	1		W	00	00	00	00	0 IS7 0	I IS6 0	1 IS5 0	0 IS4 0	0 IS3 0	0 IS2 0	0 IS1 0	0 IS0 0



tonalis
toppoly

Date set	ip com	mand																
B0	1	Ppwer supply on/off control	0	+	1	W	16	00	00	00	*	*	*	DSTB	*	AVON	XVON	RVON
00	1	r pwer suppry on/orr control	0	+	1	vv	10		00	00	0	0	0	1	0	1	1	0
B1	1	Booster operation setup	0	+	1	W	5A	00	00	00	*	XVV2	XVV1	XVV0	VGAMV 3	VGAMV 2	VGAMV	VGAMV 0
10	1	pooser operation setup	0	T	1	vv	57	00	00	00	0	1	0	1	1	0	1	0
B2	1	Booster mote setup	0	+	1	W	33	00	00	00	*	*	AV23	AVDS	*	*	XV23	XVDS
	-	r									0	0	1 EEV1	1	0	0	1	1
B3	1	Booster frequencies setup	0	+	1	W	11	00	00	00	0	0	FSX1 0	FSX0	0	0	FSA1 0	FSA0
B4	1	Operational amplifer capability /	0		1	W	01	00	00	00	*	*	SSCLK1	SSCLK0	*	*	ABSW1	ABSW0
D4	1	System clock freq. Division setup	0	+	1	vv	01	00	00	00	0	0	0	0	0	0	0	1
B5	1	VSC voltage adustment	0	+	1	W	20	00	00	00	*	*	CASJ5	CASJ4 0	CASJ3 0	CASJ2	CASJ1 0	CASJ0 0
D(0			***	10	00	0.0	00	*		COMAJ4	COMAJ3	COMAJ2			
B6	1	VCOM voltagee adustment	0	+	1	W	40	00	00	00	0	1	0	0	0	0	0	0
B7	1	Comfigure an external displsy signal	0	+	1	W	03	00	00	00	*	*	*	*	VSPL	HSPL	EPL	DPL
											0	0	0	0 DCCKE	0	0	1	I VCSCO
											AUTO	CONT	PEV	V	STV	CKV	OEV	MD
B8	2	Output control	0	+	1	W	FF	F5	00	00	1	1	1	1	1	1	1	1
											FR 1	FDON 1	ASW1	ASW0	VSIG1 0	VSIG0	DCG 0	VGAM 1
DO			0			***	24	00	00	00	*	*	1 DCCKS1	DCCKS0	*	DCEVS2	-	DCEVS0
B9	1	DCCLK and DCEV timing setup	0	+	1	W	24	00	00	00	0	0	1	0	0	1	0	0
BA	1	Display mode setup (1)	0	+	1	W	01	00	00	00	*	*	*	NBW	*	*	*	D8M
											0	0	0	0	0	0 NPC	0	*
BB	1	Display mode setup (2)	0	+	1	W	00	00	00	00	0	0	0	0	0	0	0	0
BC	1	Display mode setup	0	+	1	W	00	00	00	00	SIGCON	*	RAR	RWM1	RWM0	*	DISP1	DISP0
		Display mode setup	0		-		00	00	00	00	0 SDON	0	0 PBOS	0	0	0 ASS2	0	0
BD	1	ASW signal slew rate adjustment	0	+	1	W	02	00	00	00	SRON 0	0	0	0	0	ASS2 0	ASS1	ASS0 0
		Dummy display (whate/black)count							1		X2WS3	X2WS2	X2WS1	X2WS0	X2WE3	X2WE2	X2WE1	X2WE0
BE	1	setup	0	+	1	W	00	00	00	00	0	0	0	0	0	0	0	0
		for QuadData operation												VCOMA				
BF	1	Drive system chang control	0	+	1	W	11	00	00	00	*	*	*	С	*	*	*	*
											0	0	0	0	0	0	0	0
C0	1	Sleep-out FR count setup(A)	0	+	1	W	11	00	00	00	PTA3 0	PTA2 0	PTA1 0	PTA0	TA3 0	TA2 0	TA1 0	TA0
			0			***		00	00	00	PTB3	PTB2	PTB1	PTB0	TB3	TB2	TB1	TB0
C1	1	Sleep-out FR count setup(B)	0	+	1	W	11	00	00	00	0	0	0	1	0	0	0	1
C2	1	Sleep-out FR count setup(C)	0	+	1	W	11	00	00	00	PTC3	PTC2	PTC1	PTC0	TC3	TC2	TC1	TC0
				-			-		-		0 PTD7	0 PTD6	0 PTD5	1 PTD4	0 PTD3	0 PTD2	0 PTD1	1 PTD0
02	2	Clean in line cleak	_		1	W	20	40	00	00	0	0	1	0	0	0	0	0
C3	2	Sleep-in line clock count setup(D)	0	+	1	w	20	40	00	00	*	TD6	TD5	TD4	TD3	TD2	TD1	TD0
									-		0 PTE7	1 DTE6	0 PTE5	0 PTE4	0 PTE3	0 PTE2	0 DTE1	0 DTEO
			_							<i>a</i> -	0	PTE6 0	1 PTE5	1 P1E4	0	PTE2 0	PTE1 0	PTE0 0
C4	2	Sleep-in line clock count setup(E)	0	+	1	W	30	60	00	00	*	TE6	TE5	TE4	TE3	TE2	TE1	TEO
					<u> </u>						0	1	1	0	0	0	0	0
											PTF7 0	PTF6 0	PTF5 0	PTF4 1	PTF3 0	PTF2 0	PTF1 0	PTF0 0
C5	2	Sleep-in line clock count setup(F)	0	+	1	W	10	20	00	00	*	TF6	TF5	TF4	TF3	TF2	TF1	TF0
											0	0	1	0	0	0	0	0
											PTG7	PTG6	PTG5	PTG4	PTG3	PTG2	PTG1	PTG0
C6	2	Sleep-in line clock count setup(G)	0	+	1	W	60	C0	00	00	0 TG7	1 TG6	1 TG5	0 TG4	0 TG3	0 TG2	0 TG1	0 TG0
											107	100	0	0	0	0	0	0
									1		*	PK12	PK11	PK10	*	PK02	PK01	PK00
C7	2	Gamma 1 fine tuning(1)	0	+	1	W	33	43	00	00	0	0	1	1	0	0	1	1
											* 0	PK32	PK31 0	PK30 0	*	PK22 0	PK21 1	PK20 1
C8	1	Gamma 1 fine tuning(2)	0	+	1	W	44	00	00	00	*	PK52	PK51	PK50	*	PK42	PK41	PK40
00	<u> </u>				. <u> </u>				00	50						14		



TD035STEE1

											0	1	0	0	0	1	0	0
C9	2	Gamma 1 inclnation adjustment	0	-	1	W	22	00	00	00	*	PR12	PR11	PR10	*	PR02	PR01	PR00
09	Z	Gamma i memanon aujustment	0	÷	1	vv	55	00	00	00	0	0	1	1	0	0	1	1
CΔ	1	Gamma blue offset adjustment	0	-	1	W	00	00	00	00	BLON	BUP2	BUP1	BUP0	*	BOFS2	BOFS1	BOFS0
CA	1	Gamma blue offset aujustment	0	+	1	vv	00	00	00	00	0	0	0	0	0	0	0	0

Basic se	etout c	ommand																	
1		Blanking period control (1)	1			1						*	*	*	*	*	*	ENAON	THVON
CF	1	[PCLK synchronization:Table1]	0	+	1		W	02	00	00	00	0	0	0	0	0	0	1	0
			-				-											1	-
D0	2	Blanking period control (2)	0	+	1							TH7	TH6	TH5	TH4	TH3	TH2	TH1	TH0
		[PCLK synchronization:Table1]					W	08	04	00	00	0	0	0	0	1	0	0	0
												TV7	TV6	TV5	TV4	TV3	TV2	TV1	TV0
												0	0	0	0	0	1	0	0
D1	1	CKV timing control on/off	0	+	1		W	01	00	00	00	*	*	*	*	*	*	*	VKAON
DI	1	[PCLK synchronization:Table1]	U		1			01	00	00	00	0	0	0	0	0	0	0	1
D2	2	CKV1,2 timing control	0		1							*	*	CKVS5	CKVS4	CKVS3	CKVS2	CKVS1	CKVS0
DZ	Z	[PCLK synchronization:Table1]	0	+	1		***	00	117	00	00	0	0	0	0	0	0	0	0
							W	00	1E	00	00	*	*	CKVE5	CKVE4	CKVE3	CKVE2	CKVE1	CKVE0
												0	0	0	1	1	1	1	0
		OVE timing control					1					*	*	OEVS5	OEVS4	OEVS3	OEVS2	OEVS1	OEVS0
D3	2	[PCLK synchronization:Table1]	0	+	1							0	0	0	1	0	1	0	0
		[relief synemonization, rubler]	-				W	14	28	00	00	*	*	OEVE5	OEVE4	OEVE3	OEVE2	OEVE1	OEVE0
			-				-					0	0	0EVEJ	0110114	02023		0	0
		10001	-									*	*	ASWS5	ASWS4		1	-	-
D4	2	ASW timing cotrol (1)	0	+	1									ASWSS		ASWS3	ASWS2	ASWS1	ASWS0
		[PCLK synchronization:Table1]					W	28	64	00	00	0	0	1	0	1	0	0	0
												ASWW7	ASWW6	ASWW5	ASWW4	ASWW3	ASWW2	ASWW1	ASWW0
												0	1	1	0	0	1	0	0
D5	1	ASW timing control (2)	0	+	1		W	28	00	00	00	*	*	ASWP5	ASWP4	ASWP3	ASWP2	ASWP1	ASWP0
D5	1	[PCLK synchronization:Table1]	0	÷	1		vv	20	00	00	00	0	0	1	0	1	0	0	0
		Blanking period control (1)										*	*	*	*	*	*	ENAON2	THVON2
D6	1	[PCLK synchronization:Table2]	0	+	1		W	02	00	00	00	0	0	0	0	0	0	1	0
		Blanking period control (2)				1	1					TH72	TH62	TH52	TH42	TH32	TH22	TH12	TH02
D7	2	[PCLK synchronization:Table2]	0	+	1							0	0	0	0	111.52	0	0	0
		[I CER Synchronization. rable2]	-				W	08	04	00	00	TV72	TV62	TV52	TV42	TV32	TV22	TV12	TV02
			-				-												
												0	0	0	0	0	1	0	0
		CKV timing control on/off										*	*	*	*	*	*	*	VKVON
D8	1	[PCLK synchronization:Table2]	0	+	1		W	01	00	00	00		_	_	_	_	_		2
												0	0	0	0	0	0	0	1
D9	2	CKV1,2 timing control	0	+	1							*	*	CKVS52	CKVS42	CKVS32	CKVS22	CKVS12	CKVS02
D)	2	[PCLK synchronization:Table2]	Ŭ		1		W	00	08	00	00	0	0	0	0	0	0	0	0
							vv	00	00	00	00	*	*	CKVE52	CKVE42	CKVE32	CKVE22	CKVE12	CKVE02
							1					0	0	0	0	1	0	0	0
DA	0	D 1 JD1	0		1							XX	XX	XX	XX	XX	XX	XX	XX
DA	2	Read ID1	0	+	1		_					0	1	1	1	0	1	0	0
							R	74	10	-	-	XX	XX	XX	XX	XX	XX	XX	XX
												0	0	0	1	0	0	0	0
DB to												*	*	*	*	*	*	*	*
DD to		Don't use						00	00	00	00	-	-		-	-			
DD		OFM timin a control	_											OEVS52	OEVS42	OEVS32	OFUCOO	OFFICIA	OFMOO
DE	2	OEV timing control																	
\vdash	~	_	0	+	1							*	*				OEVS22	OEVS12	OEVS02
	2	[PCLK synchronization:Table2]	0	+	1		w	05	0A	00	00	0	0	0	0	0	1	0	1
	2	_	0	+	1		W	05	0A	00	00	0 *	0 *	0 OEVE52	0 OEVE42		1 OEVE22		1 OEVE02
	2	[PCLK synchronization:Table2]	0	+	1		W	05	0A	00	00	0 * 0	0 * 0	0 OEVE52 0	0 OEVE42 0	0 OEVE32 1	1 OEVE22 0	0 OEVE12 1	1 OEVE02 0
DF		[PCLK synchronization:Table2] ASW timing control(1)					W	05	0A	00	00	0 *	0 * 0 *	0 OEVE52 0 ASWS52	0 OEVE42 0 ASWS42	0 OEVE32 1	1 OEVE22 0	0 OEVE12 1	1 OEVE02
DF	2	[PCLK synchronization:Table2]	0	+ +	1			05				0 * 0	0 * 0	0 OEVE52 0	0 OEVE42 0	0 OEVE32 1	1 OEVE22 0	0 OEVE12 1	1 OEVE02 0
DF		[PCLK synchronization:Table2] ASW timing control(1)						05 0A		00		0 * 0 *	0 * 0 *	0 OEVE52 0 ASWS52 0	0 OEVE42 0 ASWS42	0 OEVE32 1	1 OEVE22 0 ASWS22 0	0 OEVE12 1 ASWS12 1	1 OEVE02 0 ASWS02
DF		[PCLK synchronization:Table2] ASW timing control(1)										0 * 0 * 0	0 * 0 * 0	0 OEVE52 0 ASWS52 0	0 OEVE42 0 ASWS42 0	0 OEVE32 1 ASWS32 1	1 OEVE22 0 ASWS22 0	0 OEVE12 1 ASWS12 1	1 OEVE02 0 ASWS02 0
DF		[PCLK synchronization:Table2] ASW timing control(1)										0 * 0 * 0 ASWW7	0 * 0 ASWW6	0 OEVE52 0 ASWS52 0 ASWW5	0 OEVE42 0 ASWS42 0 ASWW4	0 OEVE32 1 ASWS32 1 ASWW3	1 OEVE22 0 ASWS22 0 ASWW2	0 OEVE12 1 ASWS12 1 ASWW1	1 OEVE02 0 ASWS02 0 ASWW0
	2	[PCLK synchronization:Table2] ASW timing control(1) [PCLK synchronization:Table2]	0	+	1		w	0A	19	00	00	0 * 0 ASWW7 2	0 * 0 ASWW6 2	0 OEVE52 0 ASWS52 0 ASWW5 2 0	0 OEVE42 0 ASWS42 0 ASWW4 2 1	0 OEVE32 1 ASWS32 1 ASWW3 2 1	1 OEVE22 0 ASWS22 0 ASWW2 2 0	0 OEVE12 1 ASWS12 1 ASWW1 2 0	1 OEVE02 0 ASWS02 0 ASWW0 2 1
DF		[PCLK synchronization:Table2] ASW timing control(1) [PCLK synchronization:Table2] ASW timing contro(2)								00		0 * 0 ASWW7 2 0 *	0 * 0 ASWW6 2 0 *	0 OEVE52 0 ASWS52 0 ASWW5 2 0 ASWP52	0 OEVE42 0 ASWS42 0 ASWW4 2 1 ASWP42	0 OEVE32 1 ASWS32 1 ASWW3 2 1 ASWP32	1 OEVE22 0 ASWS22 0 ASWW2 2 0 ASWP22	0 OEVE12 1 ASWS12 1 ASWW1 2 0 ASWP12	1 OEVE02 0 ASWS02 0 ASWW0 2 1 ASWP02
	2	[PCLK synchronization:Table2] ASW timing control(1) [PCLK synchronization:Table2]	0	+	1		w	0A	19	00	00	0 * 0 ASWW7 2 0 * 0	0 * 0 ASWW6 2 0 * 0	0 OEVE52 0 ASWS52 0 ASWW5 2 0 ASWP52 0	0 OEVE42 0 ASWS42 0 ASWW4 2 1 ASWP42 0	0 OEVE32 1 ASWS32 1 ASWW3 2 1 ASWP32 1	1 OEVE22 0 ASWS22 0 ASWW2 2 0 ASWP22 0	0 OEVE12 1 ASWS12 1 ASWW1 2 0 ASWP12 1	1 OEVE02 0 ASWS02 0 ASWW0 2 1 ASWP02 0
E0	2	[PCLK synchronization:Table2] ASW timing control(1) [PCLK synchronization:Table2] ASW timing contro(2) [PCLK synchronization:Table2]	0	+ +	1		w	0A 0A	19 00	00	00	0 * 0 ASWW7 2 0 *	0 * 0 ASWW6 2 0 *	0 OEVE52 0 ASWS52 0 ASWW5 2 0 ASWP52	0 OEVE42 0 ASWS42 0 ASWW4 2 1 ASWP42	0 OEVE32 1 ASWS32 1 ASWW3 2 1 ASWP32	1 OEVE22 0 ASWS22 0 ASWW2 2 0 ASWP22	0 OEVE12 1 ASWS12 1 ASWW1 2 0 ASWP12	1 OEVE02 0 ASWS02 0 ASWW0 2 1 ASWP02
	2	[PCLK synchronization:Table2] ASW timing control(1) [PCLK synchronization:Table2] ASW timing contro(2)	0	+	1		w	0A	19	00	00	0 * 0 ASWW7 2 0 * 0	0 * 0 ASWW6 2 0 * 0	0 OEVE52 0 ASWS52 0 ASWW5 2 0 ASWP52 0	0 OEVE42 0 ASWS42 0 ASWW4 2 1 ASWP42 0	0 OEVE32 1 ASWS32 1 ASWW3 2 1 ASWP32 1	1 OEVE22 0 ASWS22 0 ASWW2 2 0 ASWP22 0	0 OEVE12 1 ASWS12 1 ASWW1 2 0 ASWP12 1	1 OEVE02 0 ASWS02 0 ASWW0 2 1 ASWP02 0
E0	2	[PCLK synchronization:Table2] ASW timing control(1) [PCLK synchronization:Table2] ASW timing contro(2) [PCLK synchronization:Table2] Built-in oscillator on/off	0	+ +	1		w w w	0A 0A 00	19 00 00	00	00	0 * 0 ASWW7 2 0 * 0 *	0 * 0 ASWW6 2 0 * 0 *	0 OEVE52 0 ASWS52 0 ASWV5 2 0 ASWP52 0 *	0 OEVE42 0 ASWS42 0 ASWW4 2 1 ASWP42 0 *	0 OEVE32 1 ASWS32 1 ASWW3 2 1 ASWP32 1 *	1 OEVE22 0 ASWS22 0 ASWW2 2 0 ASWP22 0 * 0	0 OEVE12 1 ASWS12 1 ASWW1 2 0 ASWP12 1 * 0	1 OEVE02 0 ASWS02 0 ASWW0 2 1 ASWP02 0 CSCON 0
E0	2	[PCLK synchronization:Table2] ASW timing control(1) [PCLK synchronization:Table2] ASW timing contro(2) [PCLK synchronization:Table2] Built-in oscillator on/off Built-in oscillator frequency division	0	+ +	1		w	0A 0A	19 00	00	00	0 * 0 ASWW7 2 0 * 0 * 0 *	0 * 0 ASWW6 2 0 * 0 * 0 *	0 OEVE52 0 ASWS52 0 ASWV5 2 0 ASWP52 0 * 0	0 OEVE42 0 ASWS42 0 ASWW4 2 1 ASWP42 0 * 0	0 OEVE32 1 ASWS32 1 ASWW3 2 1 ASWP32 1 * 0 *	1 OEVE22 0 ASWS22 0 ASWW2 2 0 ASWP22 0 * 0 0 *	0 OEVE12 1 ASWS12 1 ASWW1 2 0 ASWP12 1 * 0 OSCR1	1 OEVE02 0 ASWS02 0 ASWW0 2 1 ASWP02 0 CSCON 0 OSCR0
E0 E1	2	[PCLK synchronization:Table2] ASW timing control(1) [PCLK synchronization:Table2] ASW timing contro(2) [PCLK synchronization:Table2] Built-in oscillator on/off	0	+ + +	1		w w w	0A 0A 00	19 00 00	00	00	0 * 0 ASWW7 2 0 * 0 * 0 * 0 *	0 * 0 ASWW6 2 0 * 0 * 0 * 0 *	0 OEVE52 0 ASWS52 0 ASWW5 2 0 ASWP52 0 * 0 *	0 OEVE42 0 ASWS42 0 ASWW4 2 1 ASWP42 0 * 0 * 0	0 OEVE32 1 ASWS32 1 ASWW3 2 1 ASWP32 1 * 0 *	1 OEVE22 0 ASWS22 0 ASWW2 2 0 ASWP22 0 * 0 OSCR2 0	0 OEVE12 1 ASWS12 1 ASWW1 2 0 ASWP12 1 * 0 OSCR1 0	1 OEVE02 0 ASWS02 0 ASWW0 2 1 ASWP02 0 CSCON 0 OSCR0 0
E0 E1 E2	2 1 1 1 1	[PCLK synchronization:Table2] ASW timing control(1) [PCLK synchronization:Table2] ASW timing contro(2) [PCLK synchronization:Table2] Built-in oscillator on/off Built-in oscillator frequency division setup	0 0 0 0 0 0	+ + + +	1 1 1 1 1		W W W W	0A 0A 00	19 00 00	00 00 00	00	0 * 0 ASWW7 2 0 * 0 * 0 *	0 * 0 ASWW6 2 0 * 0 * 0 *	0 OEVE52 0 ASWS52 0 ASWV5 2 0 ASWP52 0 * 0	0 OEVE42 0 ASWS42 0 ASWW4 2 1 ASWP42 0 * 0	0 OEVE32 1 ASWS32 1 ASWW3 2 1 ASWP32 1 * 0 *	1 OEVE22 0 ASWS22 0 ASWW2 2 0 ASWP22 0 * 0 0 *	0 OEVE12 1 ASWS12 1 ASWW1 2 0 ASWP12 1 * 0 OSCR1	1 OEVE02 0 ASWS02 0 ASWW0 2 1 ASWP02 0 CSCON 0 OSCR0
E0 E1	2	[PCLK synchronization:Table2] ASW timing control(1) [PCLK synchronization:Table2] ASW timing contro(2) [PCLK synchronization:Table2] Built-in oscillator on/off Built-in oscillator frequency division	0	+ + +	1		w w w	0A 0A 00	19 00 00	00 00 00	00	0 * 0 ASWW7 2 0 * 0 * 0 * 0 *	0 * 0 ASWW6 2 0 * 0 * 0 * 0 *	0 OEVE52 0 ASWS52 0 ASWW5 2 0 ASWP52 0 * 0 *	0 OEVE42 0 ASWS42 0 ASWW4 2 1 ASWP42 0 * 0 * 0	0 OEVE32 1 ASWS32 1 ASWW3 2 1 ASWP32 1 * 0 *	1 OEVE22 0 ASWS22 0 ASWW2 2 0 ASWP22 0 * 0 OSCR2 0	0 OEVE12 1 ASWS12 1 ASWW1 2 0 ASWP12 1 * 0 OSCR1 0	1 OEVE02 0 ASWS02 0 ASWW0 2 1 ASWP02 0 CSCON 0 OSCR0 0
E0 E1 E2	2 1 1 1 1	[PCLK synchronization:Table2] ASW timing control(1) [PCLK synchronization:Table2] ASW timing contro(2) [PCLK synchronization:Table2] Built-in oscillator on/off Built-in oscillator frequency division setup	0 0 0 0 0 0	+ + + +	1 1 1 1 1		W W W W	0A 0A 00	19 00 00 00	00 00 00 00	00	0 * 0 ASWW7 2 0 * 0 * 0 * 0 * 0 * 0 *	0 * 0 ASWW6 2 0 * 0 * 0 * 0 * 0 S1H6	0 OEVE52 0 ASWS52 0 ASWW5 2 0 ASWP52 0 * 0 * 0 * 0 S1H5	0 OEVE42 0 ASWS42 0 ASWW4 2 1 ASWP42 0 * 0 * 0 * 0 S1H4	0 OEVE32 1 ASWS32 1 ASWW3 2 1 ASWP32 1 * 0 * 0 S1H3	1 OEVE22 0 ASWS22 2 0 ASWW2 2 0 ASWP22 0 * 0 OSCR2 0 S1H2	0 OEVE12 1 ASWS12 1 ASWW1 2 0 ASWP12 1 * 0 OSCR1 0 S1H1	1 OEVE02 0 ASWS02 0 ASWW0 2 1 ASWP02 0 CSCON 0 OSCR0 0 SCR0 0 S1H0




TD035STEE1

I.	1	for using built-in oscillator	1	1	I		I	I	1	1	1	0	0	0	0	0	0	0	0
												*	*	*	*	SCKE3	SCKE2	SCKE1	SCKE0
												0	0	0	0	0	0	1	1
776	2	OEV timingcontrol for using built-in oscillator		+	1		W	02	04	4 00	00	*	*	*	*	SOES3	SOES2	SOES1	SOES0
E5			0									0	0	0	0	0	0	1	0
												*	*	*	*	SEEE3	SEEE2	SEEE1	SEEE0
												0	0	0	0	0	1	0	0
E6	1	DCEV timing control for using built-in oscillator	0	+	1		W	03	00	00	00	*	*	*	*	SEVW3	SEVW2	SEVW1	SEVW0
					1			05	00	00	00	0	0	0	0	0	0	1	1
E7	2	ASW timing setup for using built-in oscillator(1)	0	+	1							*	*	*	*	SASW3	SASW2	SASW1	SASW0
1,			Ŭ									0	0	0	0	0	1	0	0
							W	04	0A	00	00	*	*	*	*	SASWW 3	SASWW 2	SASWW	SASWW 0
												0	0	0	0	1	0	1	0
		ASW timing setup					W		00	00	00	*	*	*	*	SASWP3	SASWP2	SASWP1	SASWPO
E8	1	for using built-in oscillator(2)	0	+	1			04				0	0	0	0	0	1	0	0
	1	Booater clock setup for using built-in oscillator		+	1		W		00	00	00	*	*		PTCKS0	*	*	*	*
E9			0					10				0	0	0	1	0	0	0	0
E A	2	Vertical blanking count setup for using built-in oscillator	0	+	1		W		10	00		*	SVBP6	SVBP5	SVBP4	SVBP3	SVBP2	SVBP1	SVBP0
EA			0					10			00	0	0	0	1	0	0	0	0
								10			00	*	SVFP6	SVFP5	SVFP4	SVFP3	SVFP2	SVFP1	SVFP0
												0	0	0	1	0	0	0	
EB	2	Read VCS (B5h) and VCOM (B6h)setting status	0	+	1		W	20	40	00		*	*	R1D5	R1D4	R1D3	R1D2	R1D1	R1D0
БD											00	0	0	1	0	0	0	0	0
							vv	20	40	00	00	*	R2D6	R2D5	R2D4	R2D3	R2D2	R2D1	R2D0
							1					0	1	0	0	0	0	0	0
EC	2	Total number of horizontal clack xycles(1) [PCLK sync.for VGA]	0	+	1		w	W 01		00	00	*	*	*	*	VHTTL1	VHTTL1 0	VHTTL9	VHTTL8
LC									F0			0	0	0	0	0	0	0	1
												VHTTL7	VHTTL6	VHTTL5	VHTTL4	VHTTL3	VHTTL2	VHTTL1	VHTTL0
							1					1	1	1	1	0	0	0	0
ED	2	Total number of horizontal clack xycles(2) [PCLK sync.for QVGA]	0	+	1		W 00	00	FF.	00		*	*	*	*	*	QHTTL1 0	QHTTL0 9	QHTTL0 8
	-										00	0	0	0	0	0	0	0	0
												QHTTL7	QHTTL6	QHTTL5	QHTTL4	QHTTL3	QHTTL2	QHTTL1	QHTTL0
												1	1	1	1	1	1	1	1
EE		Don't use						00	00	00	00	*	*	*	*	*	*	*	*
			-	\square	<u> </u>							*	*	*	*	*		~	
EF		Don't use						00	00	00	00	*	*	*	*	*	*	*	*
L													L						

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.




13. Mechanical Drawing



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



14. Packing Drawing



- (2).Stacking the tray with15 layers and with 1 empty tray above the stacking tray unit. and place 2pcs desiccant on the empty tray.
- (3).Place the stacking tray unit into the LDPE bag and fixed by adhesive tape.
- (4).Place 1pc cardboard inside the carton bottom, then pack the package unit into the carton, and place 1pc cardboard on the package unit.
- (5).Sealing the carton with adhesive tape.