



7 x 5 x 1.8mm SMD

60.0MHz to 240.0MHz

- Frequency range 60MHz to 240MHz
- LVDS Output
- Supply Voltage 3.3 VDC
- Phase jitter 0.2ps typical
- Pull range from ±30ppm to ±150ppm

DESCRIPTION

GDA576 VCXOs are packaged in a 6 pad 7mm x 5mm SMD package. Typical phase jitter for GDA series VCXOs is 0.2 ps. Output is LVDS. Applications include phase lock loop, SONET/ATM, set-top boxes, MPEG, audio/video modulation, video game consoles and HDTV.

SPECIFICATION

| Frequency Range: | 60.0MHz to 240.0MHz |
|---|--|
| Supply Voltage: | 3.3 VDC ±5% |
| Output Logic: | LVDS |
| RMS Period Jitter | |
| 60.0MHz ~ 120MHz: | 2.5ps typical |
| 120MHz ~ 240MHz: | 4.7ps typical |
| Peak to Peak Jitter | |
| 60.0MHz ~ 120MHz: | 17.5ps typical |
| 120MHz ~ 240MHz: | 24.5ps typical |
| Phase Jitter: | 0.2ps typical |
| Initial Frequency Accuracy: | Tune to the nominal frequency with Vc= 1.65 ±0.2VDC |
| Output Voltage HIGH (1): | 1.4 Volts typical |
| Output Voltage LOW (0): | 1.1 Volts typical |
| Pulling Range: | From ±30ppm to ±150ppm |
| Control Voltage Range: | 1.65 ±1.35 Volts |
| Temperature Stability: | See table |
| Output Load: | 50 Ω into Vdd or Thevenin equiv. |
| Colpor Loud. | Jose into vaa or Thevenin equiv. |
| Colpor Loud. | (Terminating resistors required |
| Colpor Loud. | • • • • • • • • • • • • • • • • • • • |
| Rise/Fall Times: | (Terminating resistors required on all outputs) 0.5ns typ., 0.7ns max. |
| · | (Terminating resistors required on all outputs) 0.5ns typ., 0.7ns max. 20% Vdd to 80% Vdd |
| · | (Terminating resistors required on all outputs) 0.5ns typ., 0.7ns max. 20% Vdd to 80% Vdd 50% ±5% |
| Rise/Fall Times: | (Terminating resistors required on all outputs) 0.5ns typ., 0.7ns max. 20% Vdd to 80% Vdd 50% ±5% (Measured at Vdd-1.25V) |
| Rise/Fall Times: Duty Cycle: Start-up Time: | (Terminating resistors required on all outputs) 0.5ns typ., 0.7ns max. 20% Vdd to 80% Vdd 50% ±5% (Measured at Vdd-1.25V) 10ms maximum, 5ms typical |
| Rise/Fall Times: Duty Cycle: | (Terminating resistors required on all outputs) 0.5ns typ., 0.7ns max. 20% Vdd to 80% Vdd 50% ±5% (Measured at Vdd-1.25V) 10ms maximum, 5ms typical 55mA typical, 60mA maximum |
| Rise/Fall Times: Duty Cycle: Start-up Time: Current Consumption: | (Terminating resistors required on all outputs) 0.5ns typ., 0.7ns max. 20% Vdd to 80% Vdd 50% ±5% (Measured at Vdd-1.25V) 10ms maximum, 5ms typical 55mA typical, 60mA maximum (for 202.50MHz) |
| Rise/Fall Times: Duty Cycle: Start-up Time: | (Terminating resistors required on all outputs) 0.5ns typ., 0.7ns max. 20% Vdd to 80% Vdd 50% ±5% (Measured at Vdd-1.25V) 10ms maximum, 5ms typical 55mA typical, 60mA maximum (for 202.50MHz) 2kV maximum |
| Rise/Fall Times: Duty Cycle: Start-up Time: Current Consumption: Static Discharge Protection: Storage Temperature: | (Terminating resistors required on all outputs) 0.5ns typ., 0.7ns max. 20% Vdd to 80% Vdd 50% ±5% (Measured at Vdd-1.25V) 10ms maximum, 5ms typical 55mA typical, 60mA maximum (for 202.50MHz) 2kV maximum -55° to +150°C |
| Rise/Fall Times: Duty Cycle: Start-up Time: Current Consumption: Static Discharge Protection: Storage Temperature: Ageing: | (Terminating resistors required on all outputs) 0.5ns typ., 0.7ns max. 20% Vdd to 80% Vdd 50% ±5% (Measured at Vdd-1.25V) 10ms maximum, 5ms typical 55mA typical, 60mA maximum (for 202.50MHz) 2kV maximum -55° to +150°C ±2ppm per year maximum |
| Rise/Fall Times: Duty Cycle: Start-up Time: Current Consumption: Static Discharge Protection: Storage Temperature: | (Terminating resistors required on all outputs) 0.5ns typ., 0.7ns max. 20% Vdd to 80% Vdd 50% ±5% (Measured at Vdd-1.25V) 10ms maximum, 5ms typical 55mA typical, 60mA maximum (for 202.50MHz) 2kV maximum -55° to +150°C |

FREQUENCY STABILITY

| Stability Code | Stability ±ppm | Temp. Range |
|-----------------------|----------------|-------------|
| Α | 25 | 0°∼+70°C |
| В | 50 | 0°∼+70°C |
| С | 100 | 0°∼+70°C |
| D | 25 | -40°~+85°C |
| E | 50 | -40°∼+85°C |
| F | 100 | -40°~+85°C |

If non-standard frequency stability is required Use 'I' followed by stability, i.e. I20 for ±20ppm


ENABLE/DISABLE FUNCTION

| Tristate Pad Status | Output Status |
|------------------------|--|
| Not connected | LVDS and Complimentary LVDS enabled |
| Below 0.3Vdd | Both outputs are disabled (high impedance) |
| (Ref. to ground) | |
| Above 0.7Vdd | Both outputs are enabled |
| (Ref. to ground) | · |





OUTLINE & DIMENSIONS



PART NUMBERING

