




U74LCX74

CMOS IC

LOW VOLTAGE DUAL D-TYPE
POSITIVE EDGE-TRIGGERED
FLIP-FLOP WITH 5V TOLERANT
INPUTS



TSSOP-14

■ DESCRIPTION

The **U74LCX74** is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q , \bar{Q}) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

Asynchronous inputs:

LOW input to \bar{S}_D (Set) sets Q to HIGH level

LOW input to \bar{C}_D (Clear) sets Q to LOW level

Clear and Set are independent of clock

Simultaneous LOW on \bar{C}_D and \bar{S}_D makes both Q and \bar{Q} high

■ FEATURES


- * 2.3V-3.6V V_{CC} specifications provided
- * 5V tolerant inputs
- * 7.0 ns t_{PD} max ($V_{CC}=3.3V$), $I_{CC}=10\mu A$ (max.)
- * Power down high impedance inputs and outputs
- * $\pm 24mA$ output drive ($V_{CC}=3.0V$)

■ ORDERING INFORMATION

Ordering Number		Package	Packing
Lead Free	Halogen Free		
U74LCX74L-P14-T	U74LCX74G-P14-T	TSSOP-14	Tube
U74LCX74L-P14-R	U74LCX74G-P14-R	TSSOP-14	Tape Reel

U74LCX74L-P14-T	(1) Packing Type (2) Package Type (3) Lead Free	(1) T: Tube, R: Tape Reel (2) P14: TSSOP-14 (3) L: Lead Free, G: Halogen Free
-----------------	---	---

■ PIN CONFIGURATION



■ PIN DESCRIPTIONS

Pin Names	Description
D1, D2	Data inputs
CP1, CP2	Clock Pulse Inputs
\bar{C}_{D1} , \bar{C}_{D2}	Direct Clear Inputs
\bar{S}_{D1} , \bar{S}_{D2}	Direct Set Inputs
Q1, \bar{Q}_1 , Q2, \bar{Q}_2	Outputs

■ FUNCTION TABLE (each gate)



INPUT				OUTPUT		Function
\bar{S}_D	\bar{C}_D	CP	D	Q	\bar{Q}	
L	H	X	X	H	L	Asynchronous Set
H	L	X	X	L	H	Asynchronous Clear
L	L	X	X	H	H	Undetermined
H	H	↑	H	H	L	Load and Read Register
H	H	↑	L	L	H	
H	H	L	X	Q_0	\bar{Q}_0	Hold

H=High Voltage Level; L=Low Voltage Level;

X=Immaterial; ↑=Low-to-High Clock Transition;

Q_0 (\bar{Q}_0)=Previous Q(\bar{Q}) before Low-to-High Transition of Clock

■ LOGIC DIAGRAM (positive logic)



■ ABSOLUTE MAXIMUM RATING (unless otherwise specified)(Note 1)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	V _{CC}	-0.5~7.0	V
Input Voltage	V _{IN}	-0.5~ 7.0	V
Output Voltage	V _{OUT}	-0.5~V _{CC} +0.5	V
Input Diode Current(V _I <GND)	I _{IK}	-50	mA
Output Diode Current(V _O <GND or V _O >V _{CC})	I _{OK}	±50	mA
Output Current	I _{OUT}	±50	mA
V _{CC} or GND Current	I _{CC}	±100	mA
Ground Current	I _{GND}	±100	mA
Storage Temperature	T _{STG}	-65 ~ +150	°C

Notes: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. Absolute maximum ratings are those values beyond which the device could be permanently damaged.
 Absolute maximum ratings are stress ratings only and functional device operation is not implied.

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	V _{CC}		2.0		3.6	V
Input Voltage	V _{IN}		0		5.5	V
Output Voltage	V _{OUT}		0		V _{CC}	V
Input Transition Rise or Fall Rate	Δt/Δv	Input Edge Rate, V _{IN} =0.8V-2V, V _{CC} =3V	0		10	ns/V
Operating Temperature	T _A		-40		+85	°C

■ STATIC CHARACTERISTICS (T_A=-40°C to +85°C, unless otherwise specified)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
High-level input voltage	V _{IH}	V _{CC} =2.3V to 2.7V	1.7			V
		V _{CC} =2.7V to 3.6V	2.0			
Low-level input voltage	V _{IL}	V _{CC} =2.3V to 2.7V			0.7	V
		V _{CC} =2.7V to 3.6V			0.8	
High-Level Output Voltage	V _{OH}	V _{CC} =2.3V to 3.6V, I _{OH} =-100μA	V _{CC} -0.2			V
		V _{CC} =2.3V, I _{OH} =-8mA	1.8			
		V _{CC} =2.7V, I _{OH} =-12mA	2.2			
		V _{CC} =3V, I _{OH} =-18mA	2.4			
		V _{CC} =3V, I _{OH} =-24mA	2.2			
Low-Level Output Voltage	V _{OL}	V _{CC} =2.3V to 3.6V, I _{OL} =100uA			0.2	V
		V _{CC} =2.3V, I _{OL} =8mA			0.6	
		V _{CC} =2.7V, I _{OL} =12mA			0.4	
		V _{CC} =3V, I _{OL} =16mA			0.4	
		V _{CC} =3V, I _{OL} =24mA			0.55	
Input Leakage Current	I _{II(LEAK)}	V _{CC} =2.3V ~ 3.6V, V _{IN} =0 ~ 5.5V			±5	μA
Quiescent Supply Current	I _Q	V _{CC} = 2.3V to 3.6V, V _{IN} = V _{CC} or GND			10	μA
		V _{CC} = 2.3V to 3.6V, 3.6V≤V _{IN} ≤5.5V			±10	
Increase I _{CC} per input	ΔI _Q	V _{CC} =2.3V to 3.6V, V _{IH} =V _{CC} -0.6V			500	μA
Power-Off Leakage Current	I _{OFF}	V _{CC} =0, V _{IN} or V _{OUT} = 5.5V			10	μA
Input Capacitance	C _{IN}	V _{CC} =Open, V _I =0 or V _{CC}			7.0	pF
Output Capacitance	C _{OUT}	V _{CC} =3.3V, V _I =0 or V _{CC}			8.0	pF

■ DYNAMIC CHARACTERISTICS (Input: $t_r, t_f=3\text{ns}$, $f=1\text{MHz}$, $T_A = -40^\circ\text{C}$ to 85°C , $R_L=500\Omega$)


PARAMETER	SYMBOL	Conditions	MIN	TYP	MAX	UNIT
Maximum Clock Frequency	f_{MAX}	$V_{CC}=2.5V \pm 0.2V, C_L=30\text{pF}$	150			MHZ
		$V_{CC}=2.7V, C_L=50\text{pF}$	150			
		$V_{CC}=3.3V \pm 0.3V, C_L=50\text{pF}$	150			
Propagation Delay CPn to Qn or \bar{Q}_n	$t_{\text{PHL}}/t_{\text{PLH}}$	$V_{CC}=2.5V \pm 0.2V, C_L=30\text{pF}$	1.5		8.4	ns
		$V_{CC}=2.7V, C_L=50\text{pF}$	1.5		8.0	
		$V_{CC}=3.3V \pm 0.3V, C_L=50\text{pF}$	1.5		7.0	
Propagation Delay \bar{C}_{Dn} or \bar{S}_{Dn} to Qn or \bar{Q}_n	$t_{\text{PHL}}/t_{\text{PLH}}$	$V_{CC}=2.5V \pm 0.2V, C_L=30\text{pF}$	1.5		8.4	ns
		$V_{CC}=2.7V, C_L=50\text{pF}$	1.5		8.0	
		$V_{CC}=3.3V \pm 0.3V, C_L=50\text{pF}$	1.5		7.0	
Setup Time	t_S	$V_{CC}=2.5V \pm 0.2V, C_L=30\text{pF}$	4.0			ns
		$V_{CC}=2.7V, C_L=50\text{pF}$	2.5			
		$V_{CC}=3.3V \pm 0.3V, C_L=50\text{pF}$	2.5			
Hold Time	t_H	$V_{CC}=2.5V \pm 0.2V, C_L=30\text{pF}$	2.0			ns
		$V_{CC}=2.7V, C_L=50\text{pF}$	1.5			
		$V_{CC}=3.3V \pm 0.3V, C_L=50\text{pF}$	1.5			
Pulse Width CP	t_W	$V_{CC}=2.5V \pm 0.2V, C_L=30\text{pF}$	4.0			ns
		$V_{CC}=2.7V, C_L=50\text{pF}$	3.3			
		$V_{CC}=3.3V \pm 0.3V, C_L=50\text{pF}$	3.3			
Pulse Width and $\bar{C}_{Dn}, \bar{S}_{Dn}$	t_W	$V_{CC}=2.5V \pm 0.2V, C_L=30\text{pF}$	4.0			ns
		$V_{CC}=2.7V, C_L=50\text{pF}$	3.6			
		$V_{CC}=3.3V \pm 0.3V, C_L=50\text{pF}$	3.3			

See Fig. 1 and Fig. 2 for test circuit and waveforms.

■ OPERATING CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Dissipation Capacitance	C_{PD}	$V_{CC}=3.3V, V_I=0V$ or $V_{CC}, f=10\text{MHz}$		25		pF

■ TEST CIRCUIT AND WAVEFORMS




TEST CIRCUIT

Note: C_L includes probe and jig capacitance.

Fig. 1 Load circuitry for switching times.

V_{CC}	V_M	C_L	R_L
$2.5V \pm 0.2V$	$V_{CC}/2$	$30pF$	500Ω
$2.7V$	$1.5V$	$50pF$	500Ω
$3.3V \pm 0.3V$	$1.5V$	$50pF$	500Ω



PROPAGATION DELAY TIMES

■ TEST CIRCUIT AND WAVEFORMS(Cont.)




Fig. 2 Propagation delay from input to output and input voltage waveforms.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.