## 4096x4 Diagnostic Registered PROM Asynchronous Enable

53D1641 63D1641

Patent Pend

#### Features/Benefits

- · Asynchronous output enable
- Provides system diagnostic testing for system controllability and observability
- · Shadow register eliminates shifting hazards
- Edge-triggered "D" registers simplifies system timing
- Casadable for wide control words used in microprogramming
- 24-pin SKINNYDIP® saves space
- · 24-mA output drive capability
- · Replaces embedded diagnostic code

#### **Applications**

- Microprogram control store with built-in system diagnostic testing
- · Serial character generator
- · Serial code converter
- · Parallel in/serial out memory
- · Cost-effective board testing

#### Description

The 53/63D1641 is a 4Kx4 PROM with registered three-state outputs and a shadow register for diagnostic capabilities.

# DCLK SHADOW REGISTER OUTPUT REGISTER Q3-Q0


#### **Ordering Information**

ME	MORY	TEMP.	PAC	KAGE	PART NO.	
SIZE	ORG.	IEMP.	PINS	TYPE		
16K	4096x4	Mil	24	NS,JS,W,	53D1641	
ION	4096X4	Com	(28)	(NL),(L)	63D1641	

Fiat-pack -- contact the factory

Shadow register diagnostics allow observation and control of the system without introducing intermediate illegal states. The output register, which can receive parallel data from either the PROM array or the shadow register, is loaded on the rising edge of CLK. The shadow register, which can receive parallel data from the output register or serial data from SDI, is loaded on the rising edge of DCLK. When the output drivers are disabled, the shadow register receives its parallel data from the output bus. During diagnostics, data loaded into the output register from the PROM array can be parallel-loaded into the shadow register and serially shifted out through SDO, allowing observation of the system. Similarly, diagnostic data can be serially shifted into the shadow register through SDI, and parallel-loaded into the output register, allowing control and test scanning to be imposed on the system. Since the output register and the shadow register are loaded by different input signals, they can be operated independent of one another. In addition, diagnostic PROMs can be cascaded to construct wide control words used in microprogramming.

#### **Pin Configurations**



SKINNYDIP® is a registered trademark of Monolithic Memories.

TWX: 910-338-2376

Monolithic Manager 1

#### **Function Table**

	INP	UTS	·		OUTPUTS		OPERATION		
MODE	SDI	CLK	DCLK	Q3-Q0	S3-S0	SDO	OPERATION		
L	Х	t	*	Qn PROM	HOLD	S3	Load output register from PROM array		
L	х	*	1	HOLD	Sn ← Sn-1 S0 ← SDI	<b>S</b> 3	Shift shadow register data		
L	х	t	t	Qn ← PROM	Sn ← Sn-1 S0 ← SDI	\$3	Load output register from PROM array while shifting shadow register data		
Н	Х	1	*	Qn ← Sn	HOLD	SDI	Load output register from shadow register		
Н	L	*	1	HOLD	Sn ← Qn	SDI	Load shadow register from output bus		
Н	Н	*	†	HOLD	HOLD	SDI	No operation†		

<sup>\*</sup> Clock must be steady or falling.


#### **Definition of Signals**

n or Signais		
The MODE pin controls the output register mul- tiplexer and the shadow register. When MODE is LOW, the output register receives data from	CLK	The CLOCK pin loads the output register on the rising edge of CLK.
the PROM array and the shadow register is con- figured as a shift register with SDI as its input. When MODE is HIGH, the output register receives	DCLK	The diagnostic clock pin loads or shifts the shadow register on the rising edge of DCLK.
data from the shadow register. The shadow register is controlled by SDI as well as MODE. With MODE HIGH and SDI LOW, the shadow register receives parallel data from the output bus. With MODE and SDI both HIGH, the shadow register holds its present data.	Q3-Q0	On represents the data outputs of the output register. During a shadow register load with outputs enabled these pins are the internal data inputs to the shadow register. With the outputs three-stated these pins are external data inputs to the shadow register.
The Serial Data In pin is the input to the least significant bit of the shadow register when operating in the shift mode. SDI is also a control input to the shadow register when it is not in the	S3-S0	Sn represents the internal shadow register outputs.  An represents the address inputs to the PROM
The Serial Data Out pin is the output from the	A11-A0	array.
operating in the shift mode. When the shadow register is not in the shift mode, SDO displays the logic level present at SDI, decreasing serial shift time for cascaded diagnostic PROMs.	Ē	The Output Enable pin operates independent of CLK. When E is LOW the outputs are enabled. When E is HIGH, the outputs are in the high impedance state.
	The MODE pin controls the output register multiplexer and the shadow register. When MODE is LOW, the output register receives data from the PROM array and the shadow register is configured as a shift register with SDI as its input. When MODE is HIGH, the output register receives data from the shadow register. The shadow register is controlled by SDI as well as MODE. With MODE HIGH and SDI LOW, the shadow register receives parallel data from the output bus. With MODE and SDI both HIGH, the shadow register holds its present data.  The Serial Data In pin is the input to the least significant bit of the shadow register when operating in the shift mode. SDI is also a control input to the shadow register when it is not in the shift mode.  The Serial Data Out pin is the output from the most significant bit of the shadow register when operating in the shift mode. When the shadow register is not in the shift mode, SDO displays the logic level present at SDI, decreasing serial shift	The MODE pin controls the output register multiplexer and the shadow register. When MODE is LOW, the output register receives data from the PROM array and the shadow register is configured as a shift register with SDI as its input. When MODE is HIGH, the output register receives data from the shadow register. The shadow register is controlled by SDI as well as MODE. With MODE HIGH and SDI LOW, the shadow register receives parallel data from the output bus. With MODE and SDI both HIGH, the shadow register holds its present data.  The Serial Data In pin is the input to the least significant bit of the shadow register when operating in the shift mode. SDI is also a control input to the shadow register when it is not in the shift mode.  The Serial Data Out pin is the output from the most significant bit of the shadow register when operating in the shift mode. When the shadow register is not in the shift mode, SDO displays the logic level present at SDI, decreasing serial shift

<sup>†</sup> Reserved operation for SN54/74S818 8-Bit Diagnostic Register.

#### **Logic Diagram**

### 4096x4 Diagnostic PROM with Asynchronous Enable



#### **Absolute Maximum Ratings**

	Operating	Programming
Supply voltage V <sub>CC</sub>	0.5 V to 7 V	12 V
Input voltage	~1.5 V to 7 V	7 V
Input Current	-30 mA to +5 mA	
Off-state output voltage	0.5 V to 5.5 V	12 V
Storage temperature	-65° to +150°C	

#### **Operating Conditions**

CVIIDO	DADAMETED		MILITARY			COMMERCIAL		
SYMBOL	PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage	4.5	5	5.5	4.75	5	5.25	٧
TA	Operating free air temperature	-55	25	125	0	25	75	°C
t <sub>w</sub>	Width of CLK (HIGH or LOW)	25	10		20	10		ns
t <sub>su</sub>	Set up time from address to CLK	45	25		40	25		ns
t <sub>h</sub>	Hold time for CLK	0	-15		0	-15		ns
<sup>t</sup> wd	Width of DCLK (HIGH or LOW)	45	15	•	40	15		ns
<sup>t</sup> sud	Set up time from control inputs (SDI, MODE) to CLK, DCLK	50	20		45	20		ns
<sup>t</sup> hd	Hold time for DCLK	0	-5		0	-5		ns

#### **Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER		MIN TYP	† MAX	UNIT	
VIL	Low-level input voltage				0.8	V
V <sub>IH</sub>	High-level input voltage			2.0		٧
V <sub>IC</sub>	Input clamp voltage	V <sub>CC</sub> = MIN	I <sub>I</sub> = -18 mA		-1.2	٧
I <sub>I</sub> L	Low-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = 0.4 V		-0.25	mA
lін	High-level input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = V <sub>CC</sub> MAX		40	μΑ
.,	1 1 1 1 1	V <sub>CC</sub> = MIN	MIL IOL = 16 mA		0.5	.,,
VOL	Low-level output voltage		COM IOL = 24 mA		0.5	V
.,			MIL IOH = -2 mA			
Vон	High-level output voltage	V <sub>CC</sub> = MIN	COM I <sub>OH</sub> = -3.2 mA	2.4		V
IOZL			V <sub>O</sub> = 0.4 V		-100	
lozh	Off-state output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = 2.4 V		40	- μΑ
los	Output short-circuit current*	V <sub>CC</sub> = MAX	V <sub>O</sub> = 0 V	-20	-90	mA
Icc	Supply current	V <sub>CC</sub> = MAX. Al	l inputs TTL; all outputs open	140	190	mA

 $<sup>\</sup>ensuremath{\uparrow}$  Typical at 5.0 V VCC and 25°C TA.


<sup>\*</sup> Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

#### Switching Characteristics Over Operating Conditions and Using Standard Test Load


SYMBOL	PARAMETER	MIN	IILITAI TYP <sup>†</sup>			MMER TYP <sup>†</sup>		UNIT
t <sub>CLK</sub>	CLK to output		11	25		11	20	ns
t <sub>ER</sub>	Disable time		16	30		16	25	ns
tEA	Enable time		16	30		16	25	ns
fMAXD	Maximum diagnostic clock frequency	7	18		10	18		MHz
tDS	DCLK to SDO delay (MODE = LOW)		17	35		17	30	ns
tss	SDI to SDO delay (MODE = HIGH)		16	30		16	25	ns
tMS	MODE to SDO delay		14	30		14	25	пѕ

<sup>†</sup> Typical at 5.0 V VCC and 25°C TA.


#### **Definition of Waveforms**



NORMAL PROM OPERATION (MODE = LOW)




#### **SYSTEM CONTROL**




#### SYSTEM OBSERVATION

#### **Switching Test Load**

#### **Definition of Timing Diagram**






NOTES: 1. For commercial operating range R  $_1$  = 2000, R  $_2$  = 3900.


For military operating range  $R_1 = 300\Omega$ ,  $R_2 = 600\Omega$ .

- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2-5 ns from 0.8 V to 2.0 V.
- 4. Input access measured at the 1.5 V level.
- 5. Data delay is tested with switch  $S_1$  closed,  $C_L$  = 30 pF and measured at 1.5 V output level.
- t<sub>EA</sub> is measured at the 1.5 V output level with C<sub>L</sub> = 30 pF. S<sub>1</sub> is open for high impedance to "1" test and closed for high impedance to "0" test.


 $t_{ER}$  is measured with  $C_L$  = 5 pF.  $S_1$  is open for "1" to high impedance test, measured at  $V_{OH}$  ~0.5 V output level;  $S_1$  is closed for "0" to high impedance test measured at  $V_{OL}$  \* 0.5 V output level.

#### **Schematic of Inputs and Outputs**





#### **Die Configuration**



#### **Commercial Programmers**

Monolithic Memories PROMs are designed and tested to give a programming yield greater than 98%. If your programming yield is lower, check your programmer. It may not be properly calibrated.

Programming is final manufacturing — it must be quality-controlled. Equipment must be calibrated as a regular routine, ideally under the actual conditions of use. Each time a

new board or a new programming module is inserted, the whole system should be checked. Both timing and voltage must meet published specifications for the device.

Remember — The best PROMs available can be made unreliable by improper programming techniques.

MANUFACTURER	PROGRAMMER		PROGRAMMING	SOCKET	
	TYPE		MODULE	CONFIGURATION	
Data I/O	Unipack Unipack2	Rev-V07 Rev-V05	Family Code B2	Pinout Code 80	