

MOSEL VITELIC MS7203L/7204L **2K x 9, 4K x 9** **CMOS FIFO**

Features

- First-In/First-Out static RAM based dual port memory
- Two densities (2K and 4K) in a x9 configuration
- Low power versions
- Includes empty, full, and half full status flags
- Direct replacement for industry standard IDT plus 300 mil DIP and 330 mil SOG
- Ultra high-speed 33 MHz FIFOs available with 30 ns cycle times.
- Fully expandable in both depth and width
- Simultaneous and asynchronous read and write
- Auto retransmit capability
- TTL compatible interface, single 5V \pm 10% power supply
- Available in 28 pin 300 mil and 600 mil plastic DIP, 28 Pin 330 mil SOG and 32 Pin PLCC

Description


The MS7203L/7204L are dual-port static RAM based CMOS First-In/First-Out (FIFO) memories organized in nine-bit wide words. The devices are configured so that data is read out in the same sequential order that it was written in. Additional expansion logic is provided to allow for unlimited expansion of both word size and depth.

The dual-port RAM array is internally sequenced by independent Read and Write pointers with no external addressing needed. Read and write operations are fully asynchronous and may occur simultaneously, even with the device operating at full speed. Status flags are provided for full, empty, and half-full conditions to eliminate data underflow and overflow. The x9 architecture provides an additional bit which may be used as a parity or control bit. In addition, the devices offer a retransmit capability which resets the Read pointer and allows for retransmission from the beginning of the data.


The MS7203L/7204L are available in a range of frequencies from 10 to 33 MHz (30 - 100 ns cycle times). A low power version with a 500 μ A power down supply current is available. They are manufactured on Mosel-Vitelic's high performance CMOS process and operate from a single 5V power supply.

Pin Configuration


28-PIN PDIP & SOG



32-PIN PLCC



Block Diagram



Inputs:

Data In ($D_0 - D_8$)

These data inputs accept 9-bit data words for sequential storage in the FIFO during write operations.

Controls:

Reset (\overline{RS})

The reset input is active LOW. When asserted, the device is asynchronously reset, and both the read and write internal pointers are set to the first location in the FIFO. A Reset is required after power-up before a write operation can occur. Both Read Enable (\overline{R}) and Write Enable (\overline{W}) must be HIGH during Reset.

Read Enable (\overline{R})

The read enable input is active LOW. As long as the Empty Flag (\overline{EF}) is not set, the read cycle is started on the falling edge of this signal. The data is accessed on a First-In/First-Out basis, independent of any write activity, and is presented on the Data Output pins ($Q_0 - Q_8$). When \overline{R} goes HIGH the Data Output pins return to the high impedance state, and the read pointer is incremented. When the FIFO is empty or all of the data has been read, the Empty Flag will be set and further read operations are inhibited until a valid write operation has been performed.

Write Enable (\overline{W})

The write enable input is active LOW. As long as the Full Flag (\overline{FF}) is not set, the write cycle is started on the falling edge of this signal. The data present on the Data Input pins ($D_0 - D_8$) is stored sequentially, independent of any read activity. When \overline{W} goes HIGH the write cycle is terminated and the write pointer is incremented. When the maximum capacity of the FIFO has been reached the Full Flag will be set, and further write operations are inhibited until a valid read operation has been performed.

Expansion In (\overline{XI})

This input pin serves two purposes. When grounded, it indicates that the device is being operated in the single device mode. In Depth Expansion mode, this pin is connected to the Expansion Out Output (\overline{XO}) of the previous device.

First Load/Retransmit ($\overline{FL/RT}$)

This is a dual-purpose input. In single device mode (when Expansion In (\overline{XI}) is grounded) this pin acts as the retransmit input. A LOW pulse on this will reset the read pointer to the first memory location of the FIFO. The write pointer is unaffected. Both the read enable (\overline{R}) and write enable (\overline{W}) inputs must remain HIGH during the retransmit cycle.

In Depth Expansion mode this pin acts as a first load indicator. It must be grounded on the first device in the chain to indicate which device is the first to receive data.

Outputs:

Data Output ($Q_0 - Q_8$)

A 9 bit data word from the FIFO is output on these pins during read operations. They are in the high impedance state whenever \overline{R} is HIGH.

Empty Flag (\overline{EF})

This output is active LOW. When all of the data has been read from the FIFO (defined as when the Read pointer is one location behind the Write pointer) this flag will be set. The Data Output pins will be forced into the high impedance state, and all further read operations will be inhibited until a valid write operation has been performed (which will reset this flag).

Full Flag (\overline{FF})

This output is active LOW. To prevent data overflow, when the maximum capacity of the FIFO has been reached (defined as when the Write pointer is one location behind the Read pointer) this flag will be set. All further write operations will be inhibited until a valid read operation has been performed (which will reset this flag).

Expansion Out/Half Full Flag ($\overline{XO/HF}$)

This dual-purpose output is active LOW. In single device mode (when Expansion In (\overline{XI}) is grounded) this flag will be set at the falling edge of the next write operation after the FIFO has reached one-half of its maximum capacity. This flag will remain set as long as the difference between the read pointer and the write pointer is greater than one-half of the maximum capacity of the FIFO.

In Depth Expansion mode, this output is connected to the Expansion In Input of the next device in the chain. The Expansion Out pin provides a pulse to the next device in the chain when the last memory location has been reached.

MOSEL VITELIC**MS7203L/7204L****Absolute Maximum Ratings⁽¹⁾**

Symbol	Parameter	Condition	Unit
V_{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T_{BIAS}	Temperature Under Bias	-10 to +125	°C
T_{STG}	Storage Temperature	-60 to +150	°C
P_T	Power Dissipation	1.0	W
I_{OUT}	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Range

Range	Ambient Temperature	V _{CC}
Commercial	0°C to +70°C	5V ± 10%

Capacitance⁽¹⁾ $T_A = 25^\circ\text{C}$, $f = 1.0\text{MHz}$

Symbol	Parameter	Condition	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0\text{V}$	4	pF
C_O	Output Capacitance	$V_{DO} = 0\text{V}$	6	pF

DC Electrical Characteristics (over the commercial operating range)

Parameter Name	Parameter	Test Conditions	MS7203L, MS7204L (-20, -25, -35, -50, -80)			Units
			Min.	Typ.	Max.	
V_{IL}	Input Low Voltage		-	-	0.8	V
V_{IH}	Input High Voltage		2.0	-	-	V
I_{IH}	Input Leakage Current	$V_{CC} = \text{Max}$, $V_{IN} = 0\text{V to } V_{CC}$	-1	-	1	μA
I_{OL}	Output Leakage Current	$V_{CC} = \text{Max}$, $\bar{R} = V_{IH}$, $V_{IN} = 0\text{V to } V_{CC}$	-10	-	10	μA
V_{OL}	Output Low Voltage	$V_{CC} = \text{Min}$, $I_{OL} = 8\text{mA}$	-	-	0.4	V
V_{OH}	Output High Voltage	$V_{CC} = \text{Min}$, $I_{OH} = -2\text{mA}$	2.4	-	-	V
I_{CC1}	Operating Power Supply Current	$V_{CC} = \text{Max}$, $I_{IO} = 0\text{mA}$, $F = F_{max}$	-	-	125	mA
I_{CC2}	Average Standby Current	$V_{CC} = \text{Max}$, $\bar{R} = \bar{W} = \bar{RS} = \bar{FL} / \bar{RT} = V_{IH}$, $I_{IO} = 0\text{mA}$	-	-	15	mA
$I_{CCSB(S)}$	Power Down Power Supply Current (Standard Power)	$V_{CC} = \text{Max}$, $\bar{R} = \bar{W} = \bar{RS} = \bar{FL} / \bar{RT} > V_{CC} - 0.2\text{V}$, $V_{IN} > V_{CC} - 0.2\text{V}$ or $V_{IN} < 0.2\text{V}$	-	-	8	mA
$I_{CCSB(L)}$	Power Down Power Supply Current (Low Power)	$V_{CC} = \text{Max}$, $\bar{R} = \bar{W} = \bar{RS} = \bar{FL} / \bar{RT} > V_{CC} - 0.2\text{V}$, $V_{IN} > V_{CC} - 0.2\text{V}$ or $V_{IN} < 0.2\text{V}$	-	-	2	mA

Truth Tables**Single Device Configuration/Width Expansion Mode**

Mode	Inputs			Internal Status		Outputs		
	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
Reset	0	X	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	X	X	X
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	X	X	X

NOTE:

1. Pointer will increment if flag is high.

Depth Expansion/Compound Expansion Mode

Mode	Inputs			Internal Status		Outputs	
	RS	FL	XI	Read Pointer	Write Pointer	EF	FF
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset all Other Devices	0	1	(1)	Location Zero	Unchanged	0	1
Read/Write	1	X	(1)	X	X	X	X

NOTE:

1. XI is connected to \bar{XO} of previous device. See Figure 5.

MS7203L and MS7204L are Reset Input, Full Flag Output, First Load/Retransmit. EF = Empty Flag Output. FF = Full Flag Output. XI = Expansion Input.

AC Electrical Characteristics (over the commercial operating range)


Parameter Name	Parameter	MS7203-20 MS7204-20 Min. Max.	MS7203-25 MS7204-25 Min. Max.	MS7203-35 MS7204-35 Min. Max.	MS7203-50 MS7204-50 Min. Max.	MS7203-80 MS7204-80 Min. Max.	Units
f_s	Shift Frequency	- 33	- 28	- 22.2	- 15.3	- 10	MHz
Read Cycle							
t_{RC}	Read Cycle Time	30 -	35 -	45 -	65 -	100 -	ns
t_A	Access Time	- 20	- 25	- 35	- 50	- 80	ns
t_{RPW}	Read Pulse Width	20 -	25 -	35 -	50 -	80 -	ns
t_{RR}	Read Recovery Time	10 -	10 -	10 -	15 -	20 -	ns
$t_{RLZ}^{(2)}$	Read Pulse Low to Data Bus at Low Z	5 -	5 -	5 -	10 -	10 -	ns
$t_{RHZ}^{(2,3)}$	Read Pulse High to Data Bus at High Z	- 15	- 15	- 20	- 30	- 30	ns
t_{DV}	Data Valid from Read Pulse High	5 -	5 -	5 -	5 -	5 -	ns
Write Cycle							
t_{WC}	Write Cycle Time	30 -	35 -	45 -	65 -	100 -	ns
$t_{WPW}^{(1)}$	Write Pulse Width	20 -	25 -	35 -	50 -	80 -	ns
t_{WR}	Write Recovery Time	10 -	10 -	10 -	15 -	20 -	ns
t_{DS}	Data Setup Time	10 -	10 -	18 -	30 -	40 -	ns
t_{DH}	Data Hold Time	0 -	0 -	0 -	5 -	10 -	ns
$t_{WLZ}^{(2,3)}$	Write Pulse High to Data Bus at Low Z	10 -	10 -	10 -	15 -	20 -	ns
Flag Timing							
t_{REF}	Read Low to Empty Flag Low	- 25	- 25	- 30	- 45	- 60	ns
t_{RHF}	Read High to Half Full Flag High	- 30	- 35	- 45	- 65	- 100	ns
t_{RFF}	Read High to Full Flag High	- 25	- 25	- 30	- 45	- 60	ns
t_{WEF}	Write High to Empty Flag High	- 25	- 25	- 30	- 45	- 60	ns
t_{WFF}	Write Low to Full Flag Low	- 25	- 25	- 30	- 45	- 60	ns
t_{WHF}	Write Low to Half Full Flag Low	- 30	- 35	- 45	- 65	- 100	ns
t_{RPE}	Read Pulse Width After EF High	20 -	25 -	35 -	50 -	80 -	ns
t_{WPF}	Write Pulse Width After FF High	20 -	25 -	35 -	50 -	80 -	ns
Reset Timing							
t_{RSC}	Reset Cycle Time	30 -	35 -	45 -	65 -	100 -	ns
$t_{RS}^{(1)}$	Reset Pulse Width	20 -	25 -	35 -	50 -	80 -	ns
t_{RSS}	Reset Set Up Time	25 -	30 -	35 -	50 -	80 -	ns
t_{RSR}	Reset Recovery Time	10 -	10 -	10 -	15 -	20 -	ns
t_{EFL}	Reset to Empty Flag Low	- 30	- 35	- 45	- 65	- 100	ns
t_{HFH}	Reset to Half Full Flag High	- 30	- 35	- 45	- 65	- 100	ns
t_{FFH}	Reset to Full Flag High	- 30	- 35	- 45	- 65	- 100	ns
Retransmit Timing							
t_{RTC}	Retransmit Cycle Time	30 -	35 -	45 -	65 -	100 -	ns
$t_{RT}^{(1)}$	Retransmit Pulse Width	20 -	25 -	35 -	50 -	80 -	ns
t_{RTS}	Retransmit Set up Time	25 -	30 -	35 -	50 -	80 -	ns
t_{RTR}	Retransmit Recovery Time	10 -	10 -	10 -	15 -	20 -	ns
Expansion Timing							
t_{XOL}	Read/Write to XO Low	- 20	- 25	- 35	- 50	- 80	ns
t_{XOH}	Read/Write to XO High	- 20	- 25	- 35	- 50	- 80	ns
t_{XI}	XI Pulse Width	20 -	25 -	35 -	50 -	80 -	ns
t_{XIS}	XI Set up Time	10 -	10 -	15 -	15 -	15 -	ns
t_{XIR}	XI Recovery Time	10 -	10 -	10 -	10 -	10 -	ns

NOTES:


1. Pulse widths less than minimum value are not allowed.
2. Values guaranteed by design, not currently tested.
3. Only applies to read data flow-through mode.

AC Test Conditions


Input Pulse Levels	0V~ 3.0V
Input Rise and Fall Times	5 ns
Timing Reference Level	1.5V

AC Test Loads and Waveforms

Figure 1a



Equivalent to:






ALL INPUT PULSES


Figure 2
Key to Switching Waveforms


WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

Timing Waveforms
RESET

ASYNCHRONOUS READ OPERATION



Timing Waveforms
ASYNCHRONOUS WRITE OPERATION

RETRANSMIT

EMPTY FLAG TIMING


Timing Waveforms


FULL FLAG TIMING




HALF-FULL FLAG TIMING




FULL FLAG FROM LAST WRITE TO FIRST READ




EMPTY FLAG FROM LAST READ TO FIRST WRITE




READ DATA FLOW-THROUGH MODE




WRITE DATA FLOW-THROUGH MODE



EXPANSION IN



EXPANSION OUT



Operating Modes:

(Note: The 7204 is used as example - these figures apply to both devices, MS7203/7204.

Single Device Mode

When one MS7204 is used standalone in Single Device Mode, the Expansion In (\overline{XI}) control input pin must be grounded. See Figure 3.





Figure 3. Single Device Mode

Width Expansion Mode

Word width may be expanded by connecting the corresponding control input signals of multiple devices together. The EMPTY, HALF FULL and FULL FLAGS (\overline{EF} , \overline{HF} and \overline{FF}) can be detected by

any particular device. Figure 4 shows an 18 bit wide configuration using two devices. They may be configured to any word width in this manner.



NOTES:
Figure 4. Width Expansion Mode

Flag detection is accomplished by monitoring the \overline{EF} , \overline{HF} and \overline{FF} pins on the device used in the Width Expansion Mode. Do not connect output control signals together.

Depth Expansion Mode (Daisy Chain) Mode

Word depths may be expanded in multiples of 4096 words by Daisy Chaining the devices together as follows:

1. The FIRST LOAD (\overline{FL}) control signal of the first device must be grounded. This FIFO represents word 1-4096.
2. All other devices in the Daisy Chain must have the FIRST LOAD (\overline{FL}) control signal tied to V_{CC} in the inactive-high state.
3. The EXPANSION OUT (\overline{XO}) pin of each device must be connected to the EXPANSION IN (\overline{XI}) pin of the next device as shown in Figure 5.
4. External logic is required to generate a common FULL FLAG (\overline{FF}) and EMPTY FLAG (\overline{EF}) signal by OR'ing all of the \overline{FF} s together and OR'ing all of the \overline{EF} s together.
5. The RETRANSMIT (\overline{RT}) function and HALF FULL FLAG (\overline{HF}) are not available in Daisy Chain Mode.


Figure 5. Diagram of a 16384 x 9 FIFO in Depth Expansion Mode

Bidirectional Mode

Data buffering between two systems can be achieved by pairing two FIFO arrays as shown in Figure 6. This allows each system to READ and WRITE shared data. The FULL FLAG (\overline{FF}) must be monitored on the FIFO where WRITE ENABLE (\overline{W}) is used and the EMPTY FLAG (\overline{EF}) must be monitored on the FIFO where READ ENABLE (\overline{R})

is used. Both Width Expansion and Depth Expansion Modes may be used in combination with Bidirectional Mode.

Compound Expansion Mode:

Both Width Expansion Mode and Depth Expansion (Daisy Chain) Mode can be used together to configure a large FIFO array (See Figure 4 and 5).




Figure 6. BiDirectional FIFO Mode

Ordering Information

Speed (ns)	Ordering Part Number		Package	Temperature Range
20	MS7203-20PC	MS7204-20PC	28 Pin Plastic DIP - 600 mil	0°C to +70°C
20	MS7203-20NC		28 Pin Plastic DIP 300 mil	0°C to +70°C
20	MS7203-20JC	MS7204-20JC	32 Pin PLCC	0°C to +70°C
25	MS7203-25PC	MS7204-25PC	28 Pin Plastic DIP - 600 mil	0°C to +70°C
25	MS7203-25NC		28 Pin Plastic DIP 300 mil	0°C to +70°C
25	MS7203-25JC	MS7204-25JC	32 Pin PLCC	0°C to +70°C
35	MS7203-35PC	MS7204-35PC	28 Pin Plastic DIP - 600 mil	0°C to +70°C
35	MS7203-35NC	MS7204-35NC	28 Pin Plastic DIP 300 mil	0°C to +70°C
35	MS7203-35JC	MS7204-35JC	32 Pin PLCC	0°C to +70°C
35	MS7203-35FC	MS7204-35FC	28 Pin Small Outline 330 mil	0°C to +70°C
50	MS7203-50PC	MS7204-50PC	28 Pin Plastic DIP - 600 mil	0°C to +70°C
50	MS7203-50NC	MS7204-50NC	28 Pin Plastic DIP 300 mil	0°C to +70°C
50	MS7203-50JC	MS7204-50JC	32 Pin PLCC	0°C to +70°C
50	MS7203-50FC	MS7204-50FC	28 Pin Small Outline 330 mil	0°C to +70°C
80	MS7203-80PC	MS7204-80PC	28 Pin Plastic DIP - 600 mil	0°C to +70°C
80	MS7203-80NC	MS7204-80NC	28 Pin Plastic DIP 300 mil	0°C to +70°C
80	MS7203-80JC	MS7204-80JC	32 Pin PLCC	0°C to +70°C
80	MS7203-80FC	MS7204-80FC	28 Pin Small Outline 330 mil	0°C to +70°C