# MS7203L/7204L 2K x 9, 4K x 9 **CMOS FIFO**

#### Features

- First-In/First-Out static RAM based dual port memory
- Two densities (2K and 4K) in a x9 configuration
- Low power versions
- Includes empty, full, and half full status flags
- Direct replacement for industry standard IDT plus 300 mil DIP and 330 mil SOG
- Ultra high-speed 33 MHz FIFOs available with 30 ns cycle times.
- Fully expandable in both depth and width
- Simultaneous and asynchronous read and write
- Auto retransmit capability
- TTL compatible interface, single 5V ± 10% power supply
- Available in 28 pin 300 mil and 600 mil plastic DIP, 28 Pin 330 mil SOG and 32 Pin PLCC

The MS7203L/7204L are dual-port static RAM based CMOS First-In/First-Out (FIFO) memories organized in nine-bit wide words. The devices are configured so that data is read out in the same sequential order that it was written in. Additional expansion logic is provided to allow for unlimited expansion of both word size and depth.

Description

The dual-port RAM array is internally sequenced by independent Read and Write pointers with no external addressing needed. Read and write operations are fully asynchronous and may occur simultaneously, even with the device operating at full speed. Status flags are provided for full, empty. and half-full conditions to eliminate data underflow and overflow. The x9 architecture provides an additional bit which may be used as a parity or control bit. In addition, the devices offer a retransmit capability which resets the Read pointer and allows for retransmission from the beginning of the data.


The MS7203L/7204L are available in a range of frequencies from 10 to 33 MHz (30 - 100 ns cycle times). A low power version with a 500µA power down supply current is available. They are manufactured on Mosel-Vitelic's high performance CMOS process and operate from a single 5V power supply.

# Pin Configuration 28-PIN PDIP & SOG





### **Block Diagram**



# 7

### **MOSEL VITELIC**

# Signal Descriptions

#### Inputs:

### Data In (D<sub>0</sub> - D<sub>8</sub>)

These data inputs accept 9-bit data words for sequential storage in the FIFO during write operations.

#### Controls:

# Reset (RS)

The reset input is active LOW. When asserted, the device is asynchronously reset, and both the read and write internal pointers are set to the first location in the FIFO. A Reset is required after power-up before a write operation can occur. Both Read Enable  $(\overline{\mathbb{R}})$  and Write Enable  $(\overline{\mathbb{W}})$  must be HIGH during Reset.

#### Read Enable (R)

The read enable input is active LOW. As long as the Empty Flag ( $\overline{\text{EF}}$ ) is not set, the read cycle is started on the falling edge of this signal. The data is accessed on a First-In/First-Out basis, independent of any write activity, and is presented on the Data Output pins (Q0 - Q8). When R goes HIGH the Data Output pins return to the high impedance state, and the read pointer is incremented. When the FIFO is empty or all of the data has been read, the Empty Flag will be set and further read operations are inhibited until a valid write operation has been performed.

#### Write Enable (W)

The write enable input is active LOW. As long as the Full Flag ( $\overline{\text{FF}}$ ) is not set, the write cycle is started on the falling edge of this signal. The data present on the Data Input pins (D0 - D8) is stored sequentially, independent of any read activity. When  $\overline{\text{W}}$  goes HIGH the write cycle is terminated and the write pointer is incremented. When the maximum capacity of the FIFO has been reached the Full Flag will be set, and further write operations are inhibited until a valid read operation has been performed.

#### Expansion In $(\overline{XI})$

This input pin serves two purposes. When grounded, it indicates that the device is being operated in the single device mode. In Depth Expansion mode, this pin is connected to the Expansion Out Output  $(\overline{XO})$  of the previous device.

### First Load/Retransmit (FL/RT)

This is a dual-purpose input. In single device mode (when Expansion In  $(\overline{XI})$  is grounded) this pin acts as the retransmit input. A LOW pulse on this will reset the read pointer to the first memory location of the FIFO. The write pointer is unaffected. Both the read enable  $(\overline{R})$  and write enable  $(\overline{W})$  inputs must remain HIGH during the retransmit cycle.

In Depth Expansion mode this pin acts as a first load indicator. It must be grounded on the first device in the chain to indicate which device is the first to receive data.

### Outputs:

### Data Output (Q<sub>0</sub> - Q<sub>8</sub>)

A 9 bit data word from the FIFO is output on these pins during read operations. They are in the high impedance state whenever  $\overline{R}$  is HIGH.

# Empty Flag (EF)

This output is active LOW. When all of the data has been read from the FIFO (defined as when the Read pointer is one location behind the Write pointer) this flag will be set. The Data Output pins will be forced into the high impedance state, and all further read operations will be inhibited until a valid write operation has been performed (which will reset this flag).

#### Full Flag (FF)

This output is active LOW. To prevent data overflow, when the maximum capacity of the FIFO has been reached (defined as when the Write pointer is one location behind the Read pointer) this flag will be set. All further write operations will be inhibited until a valid read operation has been performed (which will reset this flag).

#### Expansion Out/Half Full Flag (XO/HF)

This dual-purpose output is active LOW. In single device mode (when Expansion In  $(\overline{XI})$  is grounded) this flag will be set at the falling edge of the next write operation after the FIFO has reached one-half of its maximum capacity. This flag will remain set as long as the difference between the read pointer and the write pointer is greater than one-half of the maximum capacity of the FIFO.

In Depth Expansion mode, this output is connected to the Expansion In Input of the next device in the chain. The Expansion Out pin provides a pulse to the next device in the chain when the last memory location has been reached.

### MS7203L/7204L

# Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Parameter	Condition	Unit				
V <sub>TERM</sub>	Terminal Voltage with Repect to GND	-0.5 to +7.0	V				
TBIAS	Temperature Under Bias	-10 to +125	°C				
T <sub>STG</sub>	Storage Temperature	-60 to +150	%				
PT	Power Dissipation	1.0	w				
lout	DC Output Current	20	mA				

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### **Operating Range**

Range	Ambient Temperature	Vcc
Commercial	0°C to + 70°C	5V ± 10%

# Capacitance<sup>(1)</sup> T<sub>A</sub> = 25°C, f = 1.0MHz

Symbol	Parameter	Condition	Max.	Unit
CIN	Input Capacitance	V <sub>IN</sub> = 0V	4	ρF
Co	Output Capacitance	$V_{DQ} = 0V$	6	ρF

# DC Electrical Characteristics (over the commercial operating range)

Parameter				03L, MS 5, -35, -{		
Name	Parameter	Test Conditions	Min.	Тур.	Max.	Units
V <sub>IL</sub>	Input Low Voltage		-		0.8	٧
٧ <sub>H</sub>	Input High Voltage		2.0		-	٧
I <sub>IL</sub>	Input Leakage Current	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0Vto V <sub>CC</sub>	-1		1	μА
l <sub>oL</sub>	Output Leakage Current	$V_{CC} = Max, \overline{R} = V_H, V_N = 0V \text{ to } V_{CC}$	-10		10	μА
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8mA	-	-	0.4	٧
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -2mA	2.4	-	-	٧
l <sub>cc1</sub>	Operating Power Supply Current	V <sub>CC</sub> = Max, I <sub>VO</sub> = 0mA, F = F <sub>max</sub>	-	-	125	mA
loca	Average Standby Current	$V_{\infty} = Max$ , $\overline{R} = \overline{W} = \overline{RS} = \overline{FL} / \overline{RT} = V_{H}$ , $I_{VO} = 0mA$	-	-	15	mA
I <sub>CCSB(S)</sub>	Power Down Power Supply Current (Standard Power)	$V_{\infty} = Max$ , $\overline{R} = \overline{W} = \overline{RS} = \overline{FL} / \overline{RT} > V_{\infty} -0.2V$ , $V_{ N} > V_{\infty} -0.2V$ or $V_{ N} < 0.2V$	-	•	8	mA
I <sub>CCSB(L)</sub>	Power Down Power Supply Current (Low Power)	$V_{\infty} = \overline{Max}$ , $\overline{R} = \overline{W} = \overline{RS} = \overline{FL} / \overline{RT} > V_{\infty} - 0.2V$ , $V_{\text{IN}} > V_{\infty} - 0.2V$ or $V_{\text{IN}} < 0.2V$	-	-	2	mA

#### Truth Tables

# Single Device Configuation/Width Expansion Mode

Mode		Inputs		Interna	l Status	Outputs			
	RS	RT	XI	Read Pointer Write Pointer		<b>B</b>	FF	HF	
Reset	0	X	0	Location Zero	Location Zero	0	1	1	
Retransmit	1	0	0	Location Zero	Unchanged	Х	Х	Х	
Read/Write	1	1	0	Increment (1)	Increment <sup>(1)</sup>	Х	Х	Х	

#### NOTE:

### Depth Expansion/Compound Expansion Mode

Mode	Inputs			Interna	l Status	Out	puts
	RS	FL	XI	Read Pointer	Write Pointer		FF
Reset-First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset all Other Devices	0	1	(1)	Location Zero	Unchanged	0	1
Read/Write	1	X	(1)	Х	х	Х	х

#### NOTE

Pointer will increment if flag is high.

<sup>1.</sup>  $\overline{XI}$  is connected to  $\overline{XO}$  of previous device. See Figure 5.

MS72000 of the set June 11. Tan (Tan) = 155 st Load/Retransmit. EF = Empty Flag Output. FF = Full Flag Output. XI = Expansion Input.

# MS7203L/7204L

AC Electrical Characteristics (over the commercial operating range)

Doromotos			203-20			MS7203-35		MS7203-50		MS7203-80		
Parameter Name	Parameter	MS7:	204-20 Max.	MS72	204-25 Max.	MS72   Min.	204-35 Max.	MS72 Min.	204-50 Max.	MS72   Min.	204-80 Max.	Units
f <sub>s</sub>	Shift Frequency	-	33	-	28	-	22.2	-	15.3	-	10	MHz
Read Cycle	· · ·			Ь					10.0			1411.12
t <sub>RC</sub>	Read Cycle Time	30		35	_	45	-	66		100		ns
t <sub>A</sub>	Access Time	+-	20	-	25	-	35	-	50	-	80	ns
t <sub>RPW</sub>	Read Pulse Width	20		25		36		50	-	80	<del></del> -	ns
t <sub>RR</sub>	Read Recovery Time	10		10		10		15	_	20		ns
t <sub>RLZ</sub> (2)	Read Pulse Low to Data Bus at Low Z	5		5		5	_	10		10		ns
t <sub>RHZ</sub> (2,3)	Read Pulse High to Data Bus at High Z	+-	15	<del>  -</del>	15	-	20	-	30	<del>-</del>	30	ns
t <sub>DV</sub>	Data Valid from Read Pulse High	5	-	5	_	5	-	5		5	-	ns
Write Cycl	e	-	_		_							
twc	Write Cycle Time	30	-	35		45		65	-	100	-	ns
t <sub>WPW</sub> (1)	Write Pulse Width	20		25		35		50	-	80	_	ns
1 <sub>WR</sub>	Write Recovery Time	10	-	10		10		15	_	20	-	ns
t <sub>DS</sub>	Data Setup Time	10		10		18		30	_	40		ns
t <sub>DH</sub>	Data Hold Time	0		0		0		5	-	10		ns
t <sub>WLZ</sub> (2,3)	Write Pulse High to Data Bus at Low Z	10		10		10	-	15	-	20		ns
Flag Timin	g		_	<u> </u>								
t <sub>REF</sub>	Read Low to Empty Flag Low	Τ-	25	-	25	-	30	Γ-	45	-	60	ns
t <sub>RHF</sub>	Read High to Half Full Flag High	+-	30	-	35	_	45	<u> </u>	65		100	ns
t <sub>RFF</sub>	Read High to Full Flag High	+-	25	_	25	-	30	Η-	45	-	60	ns
t <sub>WEF</sub>	Write High to Empty Flag High	+-	25	_	25	-	30	-	45	-	60	ns
twff	Write Low to Full Flag Low	-	25	-	25	_	30	_	45	-	60	ns
1 <sub>WHF</sub>	Write Low to Half Full Flag Low	+-	30	-	35	-	45	_	65	-	100	ns
t <sub>RPE</sub>	Read Pulse Width After EF High	20		25	_	35	_	50	_	80	-	ns
t <sub>WPF</sub>	Write Pulse Width After FF High	20		25	_	36	_	50	_	80	-	ns
Reset Timi	ng											
t <sub>RSC</sub>	Reset Cycle Time	30	_	35	- 1	45	-	65	-	100		ns
t <sub>RS</sub> <sup>(1)</sup>	Reset Pulse Width	20	_	25		35	_	50	_	80		ns
t <sub>RSS</sub>	Reset Set Up Time	25		30		36	_	50		80	_	ns
t <sub>RSR</sub>	Reset Recovery Time	10		10	_	10		15	_	20	_	ns
t <sub>EFL</sub>	Reset to Empty Flag Low	+-	30		35	-	45		65	<del>-</del>	100	ns
t <sub>HFH</sub>	Reset to Half Full Flag High	+-	30	_	35	_	45	_	65		100	ns
t <sub>FFH</sub>	Reset to Full Flag High	+-	30	_	35	_	45	_	65		100	ns
Retransmit							_			-		
t <sub>RTC</sub>	Retransmit Cycle Time	30	-	35	- 7	45	-	65	- 1	100		ns
t <sub>RT</sub> (1)	Retransmit Pulse Width	20	_	25	-	35	_	50	-	80		ns
t <sub>RTS</sub>	Retransmit Set up Time	25		30	_	35	_	50	_	80	_	ns
t <sub>RTR</sub>	Retransmit Recovery Time	10		10	_	10	_	15	_	20	_	ns
Expansion	Timing											
t <sub>XOL</sub>	Read/Write to XO Low	Т-	20	_	25 T		35	_	50		80	ns
t <sub>хон</sub>	Read/Write to XO High	+-	20		25	_	35	_	50		80	ns
t <sub>x0</sub>	XI Pulse Width	20		25	-	36	<del>-</del>	50	<del></del> -	80	<del>-</del>	ns
t <sub>xis</sub>	XI Set up Time	10		10		15	_	15		15		ns
t <sub>XIR</sub>	XI Recovery Time	10		10	_	10	-	10		10	-	ns
AID						10			-	10	_	110

### NOTES:

<sup>1.</sup> Pulse widths less than minimum value are not allowed.

<sup>2.</sup> Values guaranteed by design, not currently tested.


<sup>3.</sup> Only applies to read data flow-through mode.

### MS7203L/7204L


# **AC Test Conditions**

# Key to Switching Waveforms

Input Pulse Levels	0V~ 3.0V
Input Rise and Fall Times	5 ns
Timing Reference Level	1.5V




### AC Test Loads and Waveforms




# Timing Waveforms

### RESET




# **ASYNCHRONOUS READ OPERATION**




# **Timing Waveforms**


# **ASYNCHRONOUS WRITE OPERATION**



### **RETRANSMIT**



# **EMPTY FLAG TIMING**



MS7203L/04L Rev. 1.0 January 1995


7

### MS7203L/7204L


# **MOSEL VITELIC**

# **Timing Waveforms**


# **FULL FLAG TIMING**



### **HALF-FULL FLAG TIMING**



### **FULL FLAG FROM LAST WRITE TO FIRST READ**




### 7


# **MOSEL VITELIC**

# **Timing Waveforms**


# **EMPTY FLAG FROM LAST READ TO FIRST WRITE**



# **READ DATA FLOW-THROUGH MODE**




### WRITE DATA FLOW-THROUGH MODE




# **Timing Waveforms**

# **EXPANSION IN**



#### **EXPANSION OUT**



# **Operating Modes:**

(Note: The 7204 is used as example - these figures apply to both devices, MS7203/7204.

### Single Device Mode

When one MS7204 is used standalone in Single Device Mode, the Expansion In  $(\overline{XI})$  control input pin must be grounded. See Figure 3.





Figure 3. Single Device Mode

#### Width Expansion Mode

Word width may be expanded by connecting the corresponding control input signals of multiple devices together. The EMPTY, HALF FULL and FULL FLAGS (EE, HF and FF) can be detected by

any particular device. Figure 4 shows an 18 bit wide configuration using two devices. They may be configured to any word width in this manner.



NOTES:

Figure 4. Width Expansion Mode

Flag detection is accomplished by monitoring the  $\overline{\mathsf{EF}}$ ,  $\overline{\mathsf{HF}}$  and  $\overline{\mathsf{EF}}$  pins on the device used in the Width Expansion Mode. Do not connect output control signals together.

Depth Expansion Mode (Daisy Chain) Mode Word depths may be expanded in multiples of 4096 words by Daisy Chaining the devices together as follows:

- The FIRST LOAD (FL) control signal of the first device must be grounded. This FIFO represents word 1-4096.
- All other devices in the Daisy Chain must have the FIRST LOAD (FL) control signal tied to V<sub>cc</sub> in the inactive-high state.
- The EXPANSION OUT (XO) pin of each device must be connected to the EXPANSION IN (XI) pin of the next device as shown in Figure 5.
- External logic is required to generate a common FULL FLAG (FF) and EMPTY FLAG (EF) signal by ORing all of the FFs together and ORing all of the EFs together.
- The RETRANSMIT (RT) fuction and HALF FULL FLAG (HF) are not available in Daisy Chain Mode.




Figure 5. Diagram of a 16384 x 9 FIFO in Depth Expansion Mode

MS7203L/04L Rev. 1.0 January 1995

7

### **Bidirectional Mode**

Data buffering between two systems can be achieved by pairing two FIFO arrays as shown in Figure 6. This allows each system to READ and WRITE shared data. The FULL FLAG (FF) must be monitored on the FIFO where WRITE ENABLE (W) is used and the EMPTY FLAG (EF) must be monitored on the FIFO where READ ENABLE (R)

is used. Both Width Expansion and Depth Expansion Modes may be used in combination with Bidirectional Mode.

### **Compound Expansion Mode:**

Both Width Expansion Mode and Depth Expansion (Daisy Chain) Mode can be used together to configure a large FIFO array (See Figure 4 and 5).




Figure 6. BiDirectional FIFO Mode

# **Ordering Information**

Speed (ns)	) Ordering Part Number Package		Temperature Range	
20	MS7203-20PC	MS7204-20PC	28 Pin Plastic DIP - 600 mil	0°C to +70°C
20	MS7203-20NC		28 Pin Plastic DIP 300 mil	0°C to +70°C
20	MS7203-20JC	MS7204-20JC	32 Pin PLCC	0°C to +70°C
25	MS7203-25PC	MS7204-25PC	28 Pin Plastic DIP - 600 mil	0°C to +70°C
25	MS7203-25NC	_	28 Pin Plastic DIP 300 mil	0°C to +70°C
25	MS7203-25JC	MS7204-25JC	32 Pin PLCC	0°C to +70°C
35	MS7203-35PC	MS7204-35PC	28 Pin Plastic DIP - 600 mil	0°C to +70°C
35	MS7203-35NC	MS7204-35NC	28 Pin Plastic DIP 300 mil	0°C to +70°C
35	MS7203-35JC	MS7204-35JC	32 Pin PLCC	0°C to +70°C
35	MS7203-35FC	MS7204-35FC	28 Pin Small Outline 330 mil	0°C to +70°C
50	MS7203-50PC	MS7204-50PC	28 Pin Plastic DIP - 600 mil	0°C to +70°C
50	MS7203-50NC	MS7204-50NC	28 Pin Plastic DIP 300 mil	0°C to +70°C
50	MS7203-50JC	MS7204-50JC	32 Pin PLCC	0°C to +70°C
50	MS7203-50FC	MS7204-50FC	28 Pin Small Outline 330 mil	0°C to +70°C
80	MS7203-80PC	MS7204-80PC	28 Pin Plastic DIP - 600 mil	0°C to +70°C
80	MS7203-80NC	MS7204-80NC	28 Pin Plastic DIP 300 mil	0°C to +70°C
80	MS7203-80JC	MS7204-80JC	32 Pin PLCC	0°C to +70°C
80	M\$7203-80FC	MS7204-80FC	28 Pin Small Outline 330 mil	0°C to +70°C