

# M5M44256BP, J, L, VP, RV-7L, -8L, -10L

## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

### DESCRIPTION

This is a family of 262144-word by 4-bit dynamic RAMs, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of triple-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

In addition to the  $\overline{\text{RAS}}$ -only refresh mode, the hidden refresh mode and  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh mode are available.

### FEATURES


Type name	$\overline{\text{RAS}}$ access time (max. ns)	$\overline{\text{CAS}}$ access time (max. ns)	Address access time (max. ns)	$\overline{\text{OE}}$ access time (max. ns)	Cycle time (min. ns)	Power dissipation (typ. mW)
M5M44256B-7L	70	20	35	20	140	230
M5M44256B-8L	80	20	40	20	160	200
M5M44256B-10L	100	25	50	25	190	175

- High performance CMOS technology
- Standard 20 pin DIP, 26 pin SOJ, 20 pin ZIP, 24 pin TSOP
- Single  $5\text{V} \pm 10\%$  supply
- Low stand-by power dissipation  
1.1mW (max) . . . . . CMOS Input level
- Low operating power dissipation  
M5M44256BP, J, L, VP, RV-7L . . 440mW (max)  
M5M44256BP, J, L, VP, RV-8L . . 385mW (max)  
M5M44256BP, J, L, VP, RV-10L . 330mW (max)
- All inputs, outputs TTL compatible and low capacitance
- Tri-state unlatched output
- 512 refresh cycles/64ms
- Early write mode and  $\overline{\text{OE}}$  control output buffer impedance
- Read-Modify-write,  $\overline{\text{RAS}}$ -only refresh, Fast-page mode capabilities
- $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh mode capability
- $\overline{\text{CAS}}$  controlled output allows hidden refresh
- Wide  $\overline{\text{RAS}}$  Low pulse width for  
Fast page mode . . . . .  $50\mu\text{s}$  (max)


### APPLICATION

Main memory unit for computers, Microcomputer memory,  
Refresh memory for CRT


### PIN CONFIGURATION (TOP VIEW)



### Outline 20P4Y (DIP)



### Outline 26P0J (SOJ)




### Outline 20P5L-A(ZIP)

NC: NO CONNECTION

# M5M44256BP, J, L, VP, RV-7L, "8L", "10L

## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM



### FUNCTION


The M5M44256BP, J, L, VP, RV provide, in addition to normal read, write, and read-modify-write operations, a

number of other functions, e.g., fast page mode,  $\overline{RAS}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

**Table 1 Input conditions for each mode**

Operation	Inputs						Input/Output		Refresh	Remark
	$\overline{RAS}$	$\overline{CAS}$	$\overline{W}$	$\overline{OE}$	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	YES	Fast page mode identical
Write (Early write)	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	YES	
Read-Modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD	YES	
$\overline{RAS}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	ACT	APD	DNC	OPN	VLD	YES	
$\overline{CAS}$ before $\overline{RAS}$ refresh	ACT	ACT	DNC	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note ACT active, NAC nonactive, DNC don't care, VLD valid, APD applied, OPN open



# M5M44256BP, J, L, VP, RV-7L, -8L, -10L

## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

### ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
$V_{CC}$	Supply voltage	With respect to $V_{SS}$	-1 ~ 7	V
$V_I$	Input voltage		-1 ~ 7	V
$V_O$	Output voltage		-1 ~ 7	V
$I_O$	Output current		50	mA
$P_d$	Power dissipation	$T_a = 25^\circ\text{C}$	1000	mW
$T_{opr}$	Operating temperature		0 ~ 70	$^\circ\text{C}$
$T_{stg}$	Storage temperature		-65 ~ 150	$^\circ\text{C}$

### RECOMMENDED OPERATING CONDITIONS ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
$V_{CC}$	Supply voltage	4.5	5	5.5	V
$V_{SS}$	Supply voltage	0	0	0	V
$V_{IH}$	High-level input voltage, all inputs	2.4		6.5	V
$V_{IL}$	Low-level input voltage, all inputs	-1.0		0.8	V

Note 1 All voltage values are with respect to  $V_{SS}$

### ELECTRICAL CHARACTERISTICS ( $T_a = 0 \sim 70^\circ\text{C}$ , $V_{CC} = 5\text{V} \pm 10\%$ , $V_{SS} = 0\text{V}$ , unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{OH}$	High-level output voltage	$I_{OH} = -5\text{mA}$	2.4		$V_{CC}$	V
$V_{OL}$	Low-level output voltage	$I_{OL} = 4.2\text{mA}$	0		0.4	V
$I_{CZ}$	Off-state output current	$Q$ floating $0\text{V} \leq V_{OUT} \leq 5.5\text{V}$	-10		10	$\mu\text{A}$
$I_I$	Input current	$0\text{V} \leq V_{IN} \leq 6.5\text{V}$ , Other inputs pins = 0V	-10		10	$\mu\text{A}$
$I_{CC1(AV)}$	Average supply current from $V_{CC}$ , operating (Note 3, 4)	M5M44256B-7L	$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ cycling $t_{RC} = t_{WC} = \text{min}$ , output open		80	mA
		M5M44256B-8L			70	
		M5M44256B-10L			60	
$I_{CC2(AV)}$	Average supply current from $V_{CC}$ , stand-by (Note 6)	$\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$ , output open		2	mA	
		$\overline{\text{RAS}} = \overline{\text{CAS}} = 0\text{E} \geq V_{CC} - 0.2\text{V}$ , output open		0.2		
$I_{CC3(AV)}$	Average supply current from $V_{CC}$ , refreshing (Note 3)	M5M44256B-7L	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} = V_{IH}$ $t_{RC} = \text{min}$ , output open		80	mA
		M5M44256B-8L			70	
		M5M44256B-10L			60	
$I_{CC4(AV)}$	Average supply current from $V_{CC}$ Fast-Page-Mode (Note 3, 4)	M5M44256B-7L	$\overline{\text{RAS}} = V_{IL}$ , $\overline{\text{CAS}}$ cycling $t_{PC} = \text{min}$ , output open		70	mA
		M5M44256B-8L			60	
		M5M44256B-10L			50	
$I_{CC6(AV)}$	Average supply current from $V_{CC}$ $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode (Note 3)	M5M44256B-7L	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycling $t_{RC} = \text{min}$ , output open		80	mA
		M5M44256B-8L			70	
		M5M44256B-10L			60	
$I_{CC8(AV)}$	Average supply current from $V_{CC}$ Battery back-up (Note 6)	$\overline{\text{CAS}} = 0.2\text{V}$ or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycling $\overline{W} = V_{CC} - 0.2\text{V}$ or $0.2\text{V}$ $A_0 \sim A_8 = V_{CC} - 0.2\text{V}$ or $0.2\text{V}$ $DQ1 \sim 4 = V_{CC} - 0.2\text{V}$ or $0.2\text{V}$ , output open $t_{RC} = 125\mu\text{s}$ , $t_{RAS} = t_{RAS}(\text{min} \sim 1\mu\text{s})$			0.2	mA

Note 2 Current flowing into an IC is positive, out is negative.

3:  $I_{CC1(AV)}$ ,  $I_{CC3(AV)}$ ,  $I_{CC4(AV)}$  and  $I_{CC6(AV)}$  are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4:  $I_{CC1(AV)}$  and  $I_{CC4(AV)}$  are dependent on output loading. Specified values are obtained with the output open.

**M5M44256BP, J, L, VP, RV-7L, -8L, -10L****FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM****CAPACITANCE** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$C_{i(A)}$	Input capacitance, address inputs (Note 5)	$V_i = V_{SS}$ $f = 1\text{MHz}$ $V_i = 25\text{mVrms}$			5	pF
$C_{i(\overline{OE})}$	Input capacitance, $\overline{OE}$ input				7	pF
$C_{i(\overline{W})}$	Input capacitance, write control input				7	pF
$C_{i(\overline{RAS})}$	Input capacitance, $\overline{RAS}$ input				7	pF
$C_{i(\overline{CAS})}$	Input capacitance, $\overline{CAS}$ input				7	pF
$C_{i/O}$	Input/Output capacitance, data ports				7	pF

Note 5:  $C_{i(A)}$  of ZIP is 6pF (max).**SWITCHING CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted) (Note 6)

Symbol	Parameter		Limits						Unit
			M5M44256B-7L		M5M44256B-8L		M5M44256B-10L		
			Min	Max	Min	Max	Min	Max	
$t_{CA0}$	Access time from $\overline{CAS}$	(Note 7, 8)		20	20	20	25	ns	
$t_{FA0}$	Access time from $\overline{RAS}$	(Note 7, 9)		70	80	100	ns		
$t_{CAA}$	Column Address access time	(Note 7, 10)		35	40	50	ns		
$t_{CPA}$	Access time from $\overline{CAS}$ precharge	(Note 7, 11)		40	45	55	ns		
$t_{CEA}$	Access time from $\overline{OE}$	(Note 7)		20	20	25	ns		
$t_{CLZ}$	Output low impedance time from $\overline{CAS}$ low	(Note 7)	5		5	5	ns		
$t_{CFF}$	Output disable time after $\overline{CAS}$ high	(Note 12)	0	20	0	20	0	25	ns
$t_{dS(OE)}$	Output disable time after $\overline{OE}$ high	(Note 12)	0	20	0	20	0	25	ns

Note 6: An initial pause of 500 $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  or  $\overline{RAS}/\overline{CAS}$  cycles before proper device operation is achieved.Note that  $\overline{RAS}$  may be cycled during the initial pause. And any 8  $\overline{RAS}$  or  $\overline{RAS}/\overline{CAS}$  cycles are required after prolonged periods of  $\overline{RAS}$  inactivity before proper device operation is achieved.

7: Measured with a load circuit equivalent to 2TTL loads and 100pF.

8: Assume that  $t_{RCD(max)} \leq t_{RCD}$  and  $t_{ASC} \geq t_{ASC(max)}$ .9: Assumes that  $t_{RCD} \leq t_{RCD(max)}$  and  $t_{RAD} \leq t_{RAD(max)}$ . If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  will increase by amount that  $t_{RCD}$  or  $t_{RAD}$  exceeds the value shown.10: Assume that  $t_{RAD} \geq t_{RAD(max)}$  and  $t_{ASC} \leq t_{ASC(max)}$ .11: Assume that  $t_{CP} \leq t_{CP(max)}$  and  $t_{ASC} \geq t_{ASC(max)}$ .12:  $t_{OFF(max)}$  and  $t_{dS(OE)(max)}$  define the time at which the output achieves the high impedance state ( $I_{OUT} \leq |10\mu\text{A}|$ ) and are not reference to  $V_{OH(min)}$  or  $V_{OL(max)}$ .**TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast Page Mode Cycles)**( $T_a = 0 \sim 70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ , unless otherwise noted, See notes 13, 14)

Symbol	Parameter	Limits						Unit
		M5M44256B-7L		M5M44256B-8L		M5M44256B-10L		
		Min	Max	Min	Max	Min	Max	
$t_{REF}$	Refresh cycle time		64		64		64	ms
$t_{RP}$	$\overline{RAS}$ high pulse width	60		70		80		ns
$t_{RCD}$	Delay time, $\overline{RAS}$ low to $\overline{CAS}$ low (Note 15)	20	50	25	60	25	75	ns
$t_{CRP}$	Delay time, $\overline{CAS}$ high to $\overline{RAS}$ low (Note 16)	10		10		10		ns
$t_{CPN}$	$\overline{CAS}$ high pulse width	10		10		10		ns
$t_{RA0}$	Column address delay time from $\overline{RAS}$ low (Note 17)	15	35	20	40	20	50	ns
$t_{ASF}$	Row address setup time before $\overline{RAS}$ low	0		0		0		ns
$t_{ASC}$	Column address setup time before $\overline{CAS}$ low (Note 18)	0	10	0	15	0	20	ns
$t_{RAH}$	Row address hold time after $\overline{RAS}$ low	10		15		15		ns
$t_{CAH}$	Column address hold time after $\overline{CAS}$ low	15		20		20		ns
$t_T$	Transition time (Note 19)	3	50	3	50	3	50	ns

Note 13: The timing requirements are assumed  $t_T = 5\text{ns}$ .14:  $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals.15:  $t_{RCD(max)}$  is specified as a reference point only. If  $t_{RCD}$  is less than  $t_{RCD(max)}$ , access time is  $t_{RAC}$ . If  $t_{RCD}$  is greater than  $t_{RCD(max)}$ , access time is defined as  $t_{CAA}$  and  $t_{CAA}$  as shown in notes 8, 10.16:  $t_{CRP}$  requirement is applicable for all  $\overline{RAS}/\overline{CAS}$  cycles.17:  $t_{RAD(max)}$  is specified as a reference point only. If  $t_{RAD} \geq t_{RAD(max)}$ , access time is assumed by  $t_{CAA}$  for read cycle.18:  $t_{ASC(max)}$  is specified as a reference point only of address access time.19:  $t_T$  is measured between  $V_{IH(min)}$  and  $V_{IL(max)}$ .

**M5M44256BP, J, L, VP, RV-7L, -8L, -10L****FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM****Read and Refresh Cycles**

Symbol	Parameter	Limits						Unit
		M5M44256B-7L		M5M44256B-8L		M5M44256B-10L		
		Min	Max	Min	Max	Min	Max	
t <sub>RC</sub>	Read cycle time	140		160		190		ns
t <sub>RAS</sub>	$\overline{RAS}$ low pulse width	70	10000	80	10000	100	10000	ns
t <sub>CAS</sub>	$\overline{CAS}$ low pulse width	20	10000	20	10000	25	10000	ns
t <sub>CSH</sub>	$\overline{CAS}$ hold time after $\overline{RAS}$ low	70		80		100		ns
t <sub>RSH</sub>	$\overline{RAS}$ hold time after $\overline{CAS}$ low	20		20		25		ns
t <sub>RCS</sub>	Read Setup time before $\overline{CAS}$ low	0		0		0		ns
t <sub>RCH</sub>	Read hold time after $\overline{CAS}$ high (Note 20)	0		0		0		ns
t <sub>RRH</sub>	Read hold time after $\overline{RAS}$ high (Note 20)	10		10		10		ns
t <sub>RAL</sub>	Column address to $\overline{RAS}$ setup time	35		40		50		ns
t <sub>RPC</sub>	Precharge to $\overline{CAS}$ active time	0		0		0		ns
t <sub>h(CLOE)</sub>	$\overline{OE}$ hold time after $\overline{CAS}$ low	20		20		25		ns
t <sub>h(RLOE)</sub>	$\overline{OE}$ hold time after $\overline{RAS}$ low	70		80		100		ns
t <sub>DOEL</sub>	Delay time, Data to $\overline{OE}$ low	0		0		0		ns
t <sub>OEHD</sub>	Delay time, $\overline{OE}$ high to Data	15		15		20		ns
t <sub>h(OECH)</sub>	$\overline{CAS}$ hold time after $\overline{OE}$ low	20		20		25		ns
t <sub>h(OERH)</sub>	$\overline{RAS}$ hold time after $\overline{OE}$ low	20		20		25		ns

Note 20: Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.**Write Cycle (Early Write and Delayed Write)**

Symbol	Parameter	Limits						Unit
		M5M44256B-7L		M5M44256B-8L		M5M44256B-10L		
		Min	Max	Min	Max	Min	Max	
t <sub>WC</sub>	Write cycle time	140		160		190		ns
t <sub>RAS</sub>	$\overline{RAS}$ low pulse width	70	10000	80	10000	100	10000	ns
t <sub>CAS</sub>	$\overline{CAS}$ low pulse width	20	10000	20	10000	25	10000	ns
t <sub>CSH</sub>	$\overline{CAS}$ hold time after $\overline{RAS}$ low	70		80		100		ns
t <sub>RSH</sub>	$\overline{RAS}$ hold time after $\overline{CAS}$ low	20		20		25		ns
t <sub>WCS</sub>	Write setup time before $\overline{CAS}$ low (Note 22)	0		0		0		ns
t <sub>WCH</sub>	Write hold time after $\overline{CAS}$ low	15		15		20		ns
t <sub>CWL</sub>	$\overline{CAS}$ hold time after write low	20		20		25		ns
t <sub>RWL</sub>	$\overline{RAS}$ hold time after write low	20		20		25		ns
t <sub>WP</sub>	Write pulse width	15		15		20		ns
t <sub>DS</sub>	Data setup time	0		0		0		ns
t <sub>DH</sub>	Data hold time after $\overline{CAS}$ low	15		15		20		ns
t <sub>OEHD</sub>	Delay time, $\overline{OE}$ high to data	15		15		20		ns
t <sub>h(WOE)</sub>	$\overline{OE}$ hold time after write low	15		15		20		ns

# M5M44256BP, J, L, VP, RV-7L, "8L", -10L

## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

### Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits						Unit
		M5M44256B-7L		M5M44256B-8L		M5M44256B-10L		
		Min	Max	Min	Max	Min	Max	
t <sub>RWC</sub>	Read-write/read-modify-write cycle time (Note 21)	185		205		245		ns
t <sub>RAS</sub>	RAS low pulse width	115	10000	125	10000	155	10000	ns
t <sub>CAS</sub>	CAS low pulse width	65	10000	65	10000	80	10000	ns
t <sub>CSH</sub>	CAS hold time after RAS low	115		125		155		ns
t <sub>RSH</sub>	RAS hold time after CAS low	65		65		80		ns
t <sub>RCS</sub>	Read setup time before CAS low	0		0		0		ns
t <sub>CWD</sub>	Delay time, CAS low to write low (Note 22)	40		40		50		ns
t <sub>RWD</sub>	Delay time, RAS low to write low (Note 22)	90		100		125		ns
t <sub>CWL</sub>	CAS hold time after write low	20		20		25		ns
t <sub>PWL</sub>	RAS hold time after write low	20		20		25		ns
t <sub>WP</sub>	Write pulse width	15		15		20		ns
t <sub>CS</sub>	Data setup time	0		0		0		ns
t <sub>DH</sub>	Data hold time after write low	15		15		20		ns
t <sub>AWD</sub>	Delay time, address to write low (Note 22)	55		60		75		ns
t <sub>H(,C)OE</sub>	OE hold time after CAS low	20		20		25		ns
t <sub>H(R)OE</sub>	OE hold time after RAS low	70		80		100		ns
t <sub>OEEL</sub>	Delay time, Data to OE low	0		0		0		ns
t <sub>OEHD</sub>	Delay time, OE high to Data	15		15		20		ns
t <sub>H(WOE)</sub>	OE hold time after write low	15		15		20		ns

Note 21: t<sub>RWC</sub> is specified as t<sub>RWC(min)</sub> = t<sub>RAC(max)</sub> + t<sub>OEHD(min)</sub> + t<sub>RWL(min)</sub> + t<sub>RP(min)</sub> + 4t<sub>t</sub>.

22: t<sub>WCS</sub>, t<sub>CWD</sub>, t<sub>RWD</sub> and t<sub>AWD</sub> are specified as reference points only. If t<sub>WCS</sub> ≥ t<sub>WCS(min)</sub>, the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If t<sub>CWD</sub> ≥ t<sub>CWD(min)</sub>, t<sub>RWD</sub> ≥ t<sub>RWD(min)</sub> and t<sub>AWD</sub> ≥ t<sub>AWD(min)</sub>, the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the DQ (at access time and until CAS or OE goes back to V<sub>IH</sub>) is indeterminate.

### Fast-Page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycles)

Symbol	Parameter	Limits						Unit
		M5M44256B-7L		M5M44256B-8L		M5M44256B-10L		
		Min	Max	Min	Max	Min	Max	
t <sub>PC</sub>	Read, Write cycle time	45		50		60		ns
t <sub>RWPC</sub>	Read-write/read-modify-write cycle time	95		100		115		ns
t <sub>RAS</sub>	RAS low pulse width for Read, write cycle	115	50000	130	50000	160	50000	ns
t <sub>CAS</sub>	CAS low pulse width for read cycle	20	10000	20	10000	25	10000	ns
t <sub>CP</sub>	CAS high pulse width (Note 23)	10	25	10	25	10	25	ns
t <sub>RSH</sub>	RAS hold time after CAS low	20		20		25		ns

Note 23: t<sub>CP(max)</sub> is specified as a reference point only. If t<sub>CP(max)</sub> ≤ t<sub>CP</sub>, access time is assumed by t<sub>CAC</sub>.

### CAS before RAS Refresh Cycle (Note 24)

Symbol	Parameter	Limits						Unit
		M5M44256B-7L		M5M44256B-8L		M5M44256B-10L		
		Min	Max	Min	Max	Min	Max	
t <sub>CSR</sub>	CAS setup time for CAS before RAS refresh	10		10		10		ns
t <sub>CHR</sub>	CAS hold time for CAS before RAS refresh	15		15		20		ns
t <sub>APC</sub>	Precharge to CAS active time	0		0		0		ns


Note 24: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

# M5M44256BP, J, L, VP, RV-7L, -8L, -10L


## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

### Timing Diagrams (Note 25)


#### Read Cycle



Note 25



Indicates the don't care input.  
 $V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$  or  $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$




Indicates the invalid output.

# M5M44256BP, J, L, VP, RV-7L, -8L, -10L

## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT) DYNAMIC RAM


### Write Cycle (Early write)



# M5M44256BP, J, L, VP, RV-7L, -8L, -10L


## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

### Write Cycle (Delayed Write)



## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM


### Read-Write, Read-Modify-Write Cycle



# M5M44256BP, J, L, VP, RV-7L, -8L, -10L

## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM


### $\overline{\text{RAS}}$ -only Refresh Cycle



# M5M44256BP, J, L, VP, RV-7L, -8L, -10L

## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

### Hidden Refresh Cycle (Read) (Note 26)




Note 26: Early write, delayed write, read-write or read-modify-write cycle is applicable instead of read cycle. Timing requirements and output state are the same as that of each cycle shown before.

# M5M44256BP, J, L, VP, RV-7L, -8L, -10L

## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM


### $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Cycle



# M5M44256BP, J, L, VP, RV-7L, -8L, -10L

## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM


### Fast Page Mode Read Cycle



# M5M44256BP, J, L, VP, RV-7L, -8L, -10L

## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

### Fast Page Mode Write Cycle (Early Write)



# M5M44256BP, J, L, VP, RV-7L, -8L, -10L

## FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

### Fast Page Mode Write Cycle (Delayed Write)

