

Description

The μ PB8282 and μ PB8283 are 8-bit latches with three-state output buffers. The μ PB8282 is non-inverting and the μ PB8283 inverts the input data. These devices are ideal for demultiplexing the address/data buses on the 8085A/8086 microprocessors. The μ PB8282/83 are fabricated using NEC's Schottky bipolar process.

Features

- Support μPB8080, 8085A, 8048, 8086 family systems
- □ Transparent during active strobe
- ☐ Fully parallel 8-bit data register and buffer
- High output drive capability (32 mA) for driving the system data bus
- ☐ Three-state outputs


Ordering Information

Part Number	Package Type	Output Drive Capability
µPB8282C	20-pin plastic DIP	32 mA
μPB8283C	20-pin plastic DIP	32 mA

Pin Identification

No.	Symbol	Function	
1-8	DI _O -DI ₇	Data in	
9	ŌĒ	Output enable	
10	GND	Ground	
11	STB	Strobe	
12-19	(μPB8282) <u>D0</u> 7- <u>D0</u> 0 (μPB8283) D0 7- D0 0	Data out	
20	Vcc	Power supply	

Pin Configurations



Pin Functions

OE (Output Enable)

This active low input control signal enables the contents of the data latches onto the data output pins (B_0 - B_7). When \overline{OE} goes high, the output buffers become high impedance.

STB (Strobe)

This input control pulse strobes data at input A_0 - A_7 into the data latches. Data is latched at STB's high to low transition. When active high, STB admits input data.

Dl₀-Dl₇ (Data In)

When data that satisfies the STB strobe setup time requirements is input to these pins, it is latched into the data latches.

DO_0 -DO₇ (μ PB8282) (Data Out) DO_0 -DO₇ (μ PB8283)

When $\overline{\text{OE}}$ is active (low), it outputs data to the DO₀-DO₇ pins. When $\overline{\text{OE}}$ is inactive high, DO₀-DO₇ are high impedance. Enabling or disabling the output buffers will not cause negative-going transients to appear on the data output bus.

GND (Ground)


This is the ground.

V_{CC} (Power Supply)

This is the +5 V power supply.



Block Diagrams



Functional Description

The μ PB8282/83 are 8-bit latches with three-state output buffers. Data on the inputs is latched into the data latches on a high-to-low transition of the STB line. When STB is high, the latches appear transparent. The \overline{OE} input enables the latched data to be transferred to the output pins. When \overline{OE} is high, the outputs are put in the three-state condition. \overline{OE} will not cause transients to appear on the data outputs.

Absolute Maximum Ratings

 $T_A = 25^{\circ}C$

Operating temperature	0°C to +70°C
Storage temperature	-65°C to +150°C
All output and supply voltages	-0.5 to +7 V
All input voltages	-1.0 V to 5.5 V

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics

 $T_A = 0$ °C to +70°C; $V_{CC} = +5 \text{ V} \pm 10\%$

Parameter	Symbol	Limits			Test	
		Min	Max	Unit	Conditions	
Input clamp voltage	V _C		-1	٧	$I_C = -5 \text{ mA}$	
Power supply current	¹cc		160	mΑ		
Forward input current	1 _F		-0.2	mA	$V_F = 0.45 \text{ V}$	
Reverse input current	I _R		50	μΑ	V _R = 5.25 V	
Output low voltage	V _{OL}		0.45	٧	I _{OL} = 32 mA	
Output high voltage	V _{OH}	2.4		٧	$I_{OH} = -5 \text{ mA}$	
Output off current	loff		±50	μΑ	$V_{OFF} = 0.45 \text{ to } 5.25 \text{ V}$	
Input low voltage	VIL		0.8	٧	$V_{CC} = 5.0 \text{ V (1)}$	
Input high voltage	VIH	2.0		٧	$V_{CC} = 5.0 \text{ V (1)}$	
Input capacitance	C _{IN}		12	pF	$V_{B AS} = 2.5 \text{ V},$ $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$ F = 1 MHz	

Note:

(1) Output loading $I_{OL} = 32$ mA, $I_{OH} = -5$ mA, $C_L = 300$ pF




AC Characteristics


 T_A = 0°C to +70°C; V_{CC} = 5 V ± 10% I_{OL} = 32 mA, I_{OH} = -5 mA, C_L = 300 pF

		Limits		
Parameter	Symbol	Min	Max	Unit
Input to output delay —Inverting —Non-inverting	tivov	5 5	22 30	ns ns
STB to output delay —Inverting —Non-inverting	[†] shov	10 10	40 45	ns ns
Output disable time	t _{EHOZ}	5	22	ns
Output enable time	t _{ELOV}	10	30	ns
Input to STB setup time	t _{IVSL}	0		ns
Input to STB hold time	t _{SLIX}	25		ПS
STB high time	tshsl	15		ns
input, output rise time	tilih, toloh		20	ns
Input, output fall time	tiHIL, toHOL		12	ns

Load Circuits



AC Test Points



Timing Waveform

