

27C256 256K (32K x 8) CHMOS EPROM

- High Speed
 - 120 ns Access Time
- **Low Power Consumption**
 - 100 μ A Standby, 30 mA Active
- Fast Programming
 - Quick-Pulse Programming™
 Algorithm
 - Programming Time as Fast as 4
 Seconds

- **■** EPI Processing
 - -- Maximum Latch-up Immunity
- Simple Interfacing
 - Two Line Control
 - CMOS and TTL Compatible
- Versatile JEDEC-Approved Packaging
 - Standard 28-Pin CERDIP
 - Compact 32-Lead PLCC
 - Cost Effective Plastic DIP

(See Packaging Spec., Order #231369)

Intel's 27C256 is a 5V only, 262,144-bit Erasable Programmable Read Only Memory, organized as 32,768 words of 8 bits. Its standard pinouts provide for simple upgrades to 512 Kbits in the future in both DIP and SMT.

The 27C256 is ideal in embedded control applications based on advanced 16-bit CPUs. Fast 120 ns access times allow no-wait-state operation with the 12 MHz 80286. The 27C256 also excels in reprogrammable environments where the system designer must strike an optimal density/performance balance. For example, bootstrap and diagnostic routines run 1-wait-state on a 16 MHz 386TM microprocessor.

Intel offers two DIP profile options to meet your prototyping and production needs. The windowed ceramic dip (CERDIP) package provides erasability and reprogrammability for prototyping and early production. Once the design is in full production, the plastic dip (PDIP) one-time programmable part provides a lower cost alternative that is well adapted for auto insertion.

In addition to the JEDEC 28-pin DIP package, Intel also offers a 32-lead PLCC version of the 27C256. This one-time-programmable surface mount device is ideal where board space consumption is a major concern or where surface mount manufacturing technology is being implemented across an entire production line.

The 27C256 is equally at home in both TTL and CMOS environments. The Quick-Pulse programming™ algorithm improves speed as much as 100 times over older methods, further reducing cost for system manufacturers.





Figure 1. Block Diagram



Pin		

A ₀ -A ₁₅	ADDRESSES
00-07	OUTPUTS
ŌĒ	OUTPUT ENABLE
CE	CHIP ENABLE
PGM	PROGRAM
NC	NO CONNECT
DU	DON'T USE

27512 27C512	27128A 27C128	2764A 27C64	2732A	2716
A ₁₅	V _{PP}	Vpp		
A ₁₂	A ₁₂	A ₁₂		
A ₇	A ₇	A7	A ₇	A ₇
A ₆	A ₆	A ₆	A ₆	A ₆
A ₅	A ₅	A ₅	A ₅	A ₅
A4	A ₄	A ₄	A ₄	A ₄
A ₃	A ₃	Аз	A ₃	A ₃
A ₂	A ₂	A ₂	A ₂	A ₂
A ₁	A ₁	A ₁	A ₁	A ₁
A ₀	A ₀	A ₀	A ₀	Ao
00	00	00	00	00
O ₁	01	01	01	01
02	02	O ₂	02	02
GND	GND	GND	GND	GND



2716	2732A	27C64 27C64	27128A 27C128	27512 27C512
		Vcc	Vcc	Vcc
		PGM	PGM	A ₁₄
Vcc	Voc	NC	A ₁₃	A ₁₃
A ₈	A ₈	A ₈	A ₈	A ₈
Ag	A ₉	Ag	A ₉	Ag
V_{PP}	A ₁₁	A ₁₁	A ₁₁	A ₁₁
ŌĒ	ŌĒ/V _{PP}	ŌĒ	ŌĒ	OE/V _{PP}
A ₁₀	A ₁₀	A ₁₀	A ₁₀	A ₁₀
ĈĒ	ĈĒ	Œ	CE	CE
07	07	07	07	07
06	06	06	06	06
O ₅	05	05	05	05
O ₄	04	04	04	04
Ο3	O ₃ _	03	O ₃	O ₃

Figure 2. DIP Pin Configuration

27C64 8KX8 A7 A12 Vpp DU Vcc PGM NC 27C128 16K X 8 27C256 32K X 8 32 31 O 29 28 27 32 LEAD PLCC 26 **A**₂ 0.450" X 0.550" (11.430 X 13.970) (MILLIMETERS) ŌE 25 24 10 TOP VIEW CΕ 23 22 21 01 02 GND DU 03 04 05

Figure 3. PLCC Lead Configuration

290044-10



EXTENDED TEMPERATURE (EXPRESS) EPROMs

The Intel EXPRESS EPROM family receives additional processing to enhance product characteristics. EXPRESS processing is available for several densities allowing the appropriate memory size to match system requirements. EXPRESS EPROMs are available with 168 ±8 hour, 125°C dynamic burn-in using Intel's standard bias configuration. This processing meets or exceeds most industry burn-in specifications. The EXPRESS product family is available in both 0°C to 70°C and -40°C to 85°C operating temperature range versions. Like all Intel EPROMs, the EXPRESS EPROM family is inspected to 0.1% electrical AQL. This allows reduction or elimination of incoming testing.


Options

Speed	Packaging						
Оросси	CERDIP	PLCC	PDIP				
-120V10	Q, T, L	Т	Т				
-200V10	Q, T, L	T					

EXPRESS EPROM FAMILY

PRODUCT DEFINITIONS

Туре	Operating Temperature (°C)	Burn-in 125°C (hr)
Q	0°C to 70°C	168 ±8
Т	-40°C to 85°C	NONE
L	-40°C to 85°C	168 ±8



Burn-In Blas and Timing Diagrams

ABSOLUTE MAXIMUM RATINGS*

Operating Temperature0°C to 70°C(1)
Temperature Under Bias 10°C to 80°C
Storage Temperature65°C to 125°C
Voltage on Any Pin (except Ag, V _{CC} and V _{PP}) with Respect to GND2V to 7V(2)
Voltage on A ₉ with Respect to GND 2V to 13.5V ⁽²⁾
V _{PP} Supply Voltage with Respect to GND 2V to 14.0V(2)
V _{CC} Supply Voltage with Respect to GND2V to 7.0V(2)

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

READ OPERATION DC CHARACTERISTICS(1) V_{CC} = 5.0V ± 10%

Symbol	Parameter	Notes	Min	Тур	Max	Unit	Test Condition
l _{Ll}	Input Load Current	7		0.01	1.0	μΑ	$V_{IN} = 0V \text{ to } V_{CC}$
ILO	Output Leakage Current				±10	μΑ	V _{OUT} = 0V to V _{CC}
I _{SB}	V _{CC} Standby Current				1.0	mA	CE = V _{IH}
					100	μΑ	$\overline{CE} = V_{CC} \pm 0.2V$
Icc	V _{CC} Operating Current	3			30	mA	CE = V _{IL} f = 5 MHz
lpp	V _{PP} Operating Current	3			200	μΑ	$V_{PP} = V_{CC}$
los	Output Short Circuit Current	4, 6			100	mA	
V _{IL}	Input Low Voltage		-0.5		0.8	٧	
V _{IH}	Input High Voltage		2.0		V _{CC} + 0.5	٧	
V _{OL}	Output Low Voltage				0.45	٧	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage		2.4			٧	$I_{OH} = -400 \mu A$
V _{PP}	V _{PP} Operating Voltage	5	V _{CC} - 0.7		Vcc	٧	

NOTES:

- Operating temperature is for commercial product defined by this specification. Extended temperature options are available in EXPRESS versions.
- 2. Minimum DC voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <20 ns. Maximum DC voltage on input/output pins is $V_{CC}\,+\,0.5V$ which, during transitions, may overshoot to $V_{CC}\,+\,2.0V$ for periods <20 ns.
- 3. Maximum active power usage is the sum $I_{PP} + I_{CC}$. Maximum current value is with outputs O_0 to O_7 unloaded.
- 4. Output shorted for no more than one second. No more than one output shorted at a time.
- 5. V_{PP} may be connected directly to V_{CC} , or may be one diode voltage drop below V_{CC} . V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .
- 6. Sampled, not 100% tested.
- 7. Typical limits are at $V_{CC} = 5V$, $T_A = 25$ °C.




READ OPERATION AC CHARACTERISTICS(1) $V_{CC} = 5.0V \pm 10\%$

Versions ⁽⁴⁾		V _{CC} ± 10%		27C256-120V10 P27C256-120V10 N27C256-120V10		27C256-150V10 P27C256-150V10 N27C256-150V10		27C256-200V10 P27C256-200V10 N27C256-200V10	
Symbol	Parameter	Notes	Min	Max	Min	Max	Min	Max	
tACC	Address to Output Delay			120		150		200	ns
tCE	CE to Output Delay	2		120		150		200	ns
t _{OE}	OE to Output Delay	2		55		60		75	ns
t _{DF}	OE High to Output High Z	3		30		50		55	ns
tон	Output Hold from Addresses, CE or OE Change-Whichever is First	3	0		0		0		ns

NOTES:

- See AC Input/Output Reference Waveform for timing measurements.
 ÖE may be delayed up to t_{CE}-t_{OE} after the falling edge of CE without impact on t_{CE}.
 Sampled, not 100% tested.
- 4. Package Prefixes: No Prefix = CERDIP; N = PLCC; P = PDIP.

AC WAVEFORMS




CAPACITANCE(1) T_A = 25°C, f = 1.0 MHz

Symbol	Parameter	Max	Units	Conditions
C _{IN}	Address/Control Capacitance	6	· pF	$V_{IN} = 0V$
C _{OUT}	Output Capacitance	12	pF	$V_{OUT} = 0V$


NOTE:

1. Sampled, not 100% tested.

AC INPUT/OUTPUT REFERENCE WAVEFORM



AC TESTING LOAD CIRCUIT



5



DEVICE OPERATION

The Mode Selection table lists 27C256 operating modes. Read Mode requires a single 5V power supply. All inputs, except V_{CC} and V_{PP}, and A₉ during intelligent Identifier Mode, are TTL or CMOS.

Table 1. Mode Selection

Mode	Notes	CE	ŌĒ	Ag	A ₀	Vpp	Vcc	Outputs
Read	1	VIL	V _{IL}	×	х	Vcc	Vcc	D _{OUT}
Output Disable		VIL	V _{IH}	X	X	Vcc	Vcc	High Z
Standby		V _{IH}	X	X	Х	V _{CC}	Vcc	High Z
Program	2	VIL	V _{IH}	Х	Х	V _{PP}	V _{CP}	D _{IN}
Program Verify		V _{IH}	V _{IL}	X	Х	V _{PP}	V _{CP}	D _{OUT}
Program Inhibit		V _{IH}	V _{IH}	х	Х	Vpp	V _{CP}	HIGH Z
int _e ligent Identifier -Manufacturer	2, 3	VIL	V _{IL}	V _{ID}	V _{IL}	Vcc	V _{CC}	89 H
inteligent Identifier -Device	2, 3, 4	V _{IL}	V _{IL}	V _{ID}	V _{IH}	Vcc	Vcc	8D H

NOTES:

- 1. X can be VIL or VIH.
- 2. See DC Programming Characteristics for VCP, VPP and ViD voltages.
- 3. A_1-A_8 , $A_{10-14} = V_{IL}$.
- 4. Programming equipment may also refer to this device as the 27C256A. Older devices may have device ID = 8CH.

Read Mode

The 27C256 has two control functions, both must be enabed to obtain data at the outputs. \overline{CE} is the power control and device select. \overline{OE} controls the output buffers to gate data to the outputs. With addresses stable, the address access time (t_{ACC}) equals the delay from \overline{CE} to output (t_{CE}). Outputs display valid data t_{OE} after \overline{OE} 's falling edge, assuming t_{ACC} and t_{CE} times are met.

V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

Two Line Output Control

EPROMs are often used in larger memory arrays. Intel provides two control inputs to accommodate multiple memory connections. Two-line control provides for:

- a) lowest possible memory power dissipation
- b) complete assurance that data bus contention will not occur

To efficiently use these two control inputs, an address decoder should enable \overline{CE} , while \overline{OE} should be connected to all memory devices and the system's \overline{READ} control line. This assures that only selected memory devices have active outputs while deselected memory devices are in Standby Mode.

Standby Mode

Standby Mode substantially reduces V_{CC} current. When $CE = V_{IH}$, the outputs are in a high impedance state, independent of \widetilde{OE} .



Program Mode

Initially, and after each erasure, all EPROM bits are in the "1" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" are programmed, the data word can contain both "1's" and "0's". Ultraviolet light erasure is the only way to change "0's" to "1's".

Program Mode is entered when V_{PP} is raised to 12.75V. Data is introduced by applying an 8-bit word to the output pins. Pulsing \overline{CE} low while $\overline{OE} = V_{IH}$ programs that data into the device.

Program Verify

A verify should be performed following a program operation to determine that bits have been correctly programmed. With V_{CC} at 6.25V a substantial program margin is ensured. The verify is performed with \overline{CE} at V_{IH} . Valid data is available t_{OE} after \overline{OE} falls low.

Program Inhibit

Program Inhibit Mode allows parallel programming of multiple EPROMs with different data. CE-high inhibits programming of non-targeted devices. Except for CE and OE, parallel EPROMs may have common inputs.

inteligent identifier™ Mode

The inteligent Identifier Mode will determine an EPROM's manufacturer and device type, allowing programming equipment to automatically match a device with its proper programming algorithm.

This mode is activated when a programmer forces 12V + 0.5V on A_9 . With \overline{CE} , \overline{OE} , A_1-A_9 , and $A_{10}-A_{14}$ at V_{IL} , $A_0 = V_{IL}$ will present the manufacturer code and $A_0 = V_{IH}$ the device code. This mede functions in the 25°C \pm 5°C ambient temperature range required during programming.

UPGRADE PATH

Future upgrade to the 512 Kbit density is easily accomplished due to the standardized pin configuration of the 27C256. A jumper between A₁₅ and V_{CC}

allows upgrade using the V_{PP} pin. Systems designed for 256 Kbit program memories today can be upgraded to 512 Kbit in the future with no circuit board changes.

SYSTEM CONSIDERATIONS

EPROM power switching characteristics require careful device decoupling. System designers are interested in 3 supply current issues: standby current levels (ISB), active current levels (ICC), and transient current peaks produced by falling and rising edges of CE. Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-Line Control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 µF ceramic capacitor connected between its V_{CC} and GND. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every 8 devices, a 4.7 µF electrolytic capacitor should be placed at the array's power supply connection between VCC and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

ERASURE CHARACTERISTICS

Erasure begins when EPROMs are exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain flourescent lamps have wavelengths in the 3000Å-4000Å range. Data shows that constant exposure to room level fluorescent lighting can erase an EPROM in approximately 3 years, while it takes approximately 1 week when exposed to direct sunlight. If the device is exposed to these lighting conditions for extended periods, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure is exposure to ultraviolet light of wavelength 2537Å. The integrated dose (UV intensity x exposure time) for erasure should be a minimum of 15 Wsec/cm². Erasure time is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 μW/cm² power rating. The EPROM should be placed within 1 inch of the lamp tubes. An EPROM can be permanently damaged if the integrated dose exceeds 7258 Wsec/cm² (1 week @ 12000 μW/cm²).






Figure 4. Quick-Pulse Programming™ Algorithm

Quick-Pulse Programming™ Algorithm

The Quick-Pulse Programming algorithm programs Intel's 27C256. Developed to substantially reduce programming throughput, this algorithm can program the 27C256 as fast as 4 seconds. Actual programming time depends on programmer overhead.

The Quick-Pulse programming algorithm employs a $100~\mu s$ pulse followed by a byte verification to determine when the addressed byte has been successfully programmed. The algorithm terminates if 25 attempts fail to program a byte.

The entire program pulse/byte verify sequence is performed with V_{PP} = 12.75V and V_{CC} = 6.25V. When programming is complete, all bytes are compared to the original data with V_{CC} = V_{PP} = 5.0V.



DC PROGRAMMING CHARACTERISTICS TA = 25°C ±5°C

Symbol	Parameter	Notes	Min	Тур	Max	Unit	Test Condition
ILI	Input Load Current				1.0	μΑ	$V_{IN} = V_{IL} \text{ or } V_{IH}$
ICP	V _{CC} Program Current	1			30	mA	ČĒ = VIL
lpp	V _{PP} Program Current	1			50	mA	CE = V _{IL}
V _{IL}	Input Low Voltage		-0.1		0.8	٧	
V _{IH}	Input High Voltage	•	2.4		6.5	٧	
V _{OL}	Output Low Voltage (Verify)				0.45	>	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage (Verify)		3.5			٧	$I_{OH} = -2.5 \text{mA}$
V _{ID}	A ₉ Int _e ligent Identifier Voltage		11.5	12.0	12.5	٧	
V _{PP}	V _{PP} Program Voltage	2, 3	12.5	12.75	13.0	٧	
V _{CP}	V _{CC} Supply Voltage (Program)	2	6.0	6.25	6.5	٧	


AC PROGRAMMING CHARACTERISTICS(4) $T_A = 25^{\circ}C \pm 5^{\circ}C$

Symbol	Parameter	Notes	Min	Тур	Max	Unit
tvcs	V _{CP} Setup Time	_ 2	2			μs
t _{VPS}	V _{PP} Setup Time	2	2			μs
tas	Address Setup Time		2			μs
t _{DS}	Data Setup Time		2			μs
tpw	CE Program Pulse Width		95	100	105	μs
t _{DH}	Data Hold Time		2			μs
t _{OES}	OE Setup Time		2			μs
t _{OE}	Data Valid from OE	5			150	ns
t _{DFP}	OE High to Output High Z	5, 6	0		130	ns
t _{AH}	Address Hold Time		0			μs

- 1. Maximum current value is with outputs 00 to 07 unload-
- 2. $V_{\mbox{\footnotesize{CP}}}$ must be applied simultaneously or before $V_{\mbox{\footnotesize{PP}}}$ and
- z. Vcp flusts an application and the vcp and removed simultaneously or after Vpp.

 3. When programming, a 0.1 μF capacitor is required across Vpp and GND to suppress spurious voltage transients which can damage the device.
- 4. See AC Input/Output Reference Waveform for timing measurments.
- 5. $t_{\mbox{\scriptsize OE}}$ and $t_{\mbox{\scriptsize DFP}}$ are device characteristics but must be accommodated by the programmer.
- 6. Sampled, not 100% tested.

intel





REVISION HISTORY

Number	Description			
010	Revised general datasheet structure, text to improve clarity Revised I _{SB} Test Condition from $\overline{\textbf{CE}} = \textbf{V}_{\textbf{CC}}$ to $\overline{\textbf{CE}} = \textbf{V}_{\textbf{CC}} \pm \textbf{0.2V}$ Revised V _{OH} from 3.5V to 2.4V, I _{OH} from -2.5 mA to -400 μ A Deleted 512K PLCC pinout references Deleted -150 V10, -2 , -20 , $-STD$ and -25 EXPRESS offerings Added -120 V10, -200 V10, PLCC and PDIP EXPRESS offerings Deleted -20 , -25 and all 5% V _{CC} speed bins Added PLCC and PDIP -120 speed bin packages			