

M5M44280AJ,TP,RT-8,-8S

FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

DESCRIPTION

This is a family of 262144-word by 18-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of quadruple-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs.

Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

This device has $2\overline{CAS}$ and $1\overline{W}$ terminals, Refresh cycle is 512 cycles every 8.2 ms.

FEATURES

Type name	RAS access time (max. ns)	CAS access time (max. ns)	Address access time (max. ns)	OE access time (max. ns)	Cycle time (min. ns)	Power dissipation (typ. mW)
M5M44280AXX-8,-8S	80	20	40	20	150	620


XX = J, TP, RT

- 40pin 400mil SOJ, 44pin 400mil TSOP (II)
- Single $5V \pm 10\%$ supply
- Low stand-by power dissipation
5.5mW (max) CMOS Input level
0.55mW* (max) CMOS Input level
- Low operating power dissipation
M5M44280AXX-8,-8S 853mW (max)
- Fast-page mode (256-bit random access), Read-modify-write, $\overline{RAS}$ -only refresh, $\overline{CAS}$ before $\overline{RAS}$ refresh, Hidden refresh capabilities
- Self refresh capability*
Self refresh current 300 μ s
- Extended refresh capability*
Extended refresh current 350 μ s
- Early write mode and $\overline{OE}$ to control output buffer impedance
- All inputs, output TTL compatible and low capacitance
- 512 refresh cycles every 8.2ms ($A_0 \sim A_8$)
- 512 refresh cycles every 64ms ($A_0 \sim A_8$)*
- Byte or Word control for Read/Write operation ($2\overline{CAS}$, $1\overline{W}$ type)
 - * : Applicable to self refresh version (M5M44280AJ, TP, RT-8S : option) only.

APPLICATION


Main memory unit for computers, Microcomputer memory, Refresh memory for CRT

PIN CONFIGURATION (TOP VIEW)



M5M44280AJ,TP,RT-8,-8S

FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM



FUNCTION

The M5M44280AJ, TP, RT provide, in addition to normal read, write, and read-modify-write operations, a number of

other functions, e.g., fast page mode, $\overline{\text{RAS}}$ -only refresh, and delayed-write. The input conditions for each are shown in Table 1.


Table 1. Input condition for each mode

Operation	Inputs							Input/Output				Refresh	Remark
	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{UCAS}}$	$\overline{\text{W}}$	$\overline{\text{OE}}$	Row address	Column address	Lower D	Lower Q	Upper D	Upper Q		
Read	ACT	ACT	ACT	NAC	ACT	APD	APD	OPN	IVD	OPN	IVD	YES	Fast page mode identical
Upper read	ACT	NAC	ACT	NAC	ACT	APD	APD	DNC	OPN	OPN	IVD	YES	
Lower read	ACT	ACT	NAC	NAC	ACT	APD	APD	OPN	IVD	DNC	OPN	YES	
Early write	ACT	ACT	ACT	ACT	DNC	APD	APD	IVD	OPN	IVD	OPN	YES	
Upper early	ACT	NAC	ACT	ACT	DNC	APD	APD	DNC	OPN	IVD	OPN	YES	
Lower early	ACT	ACT	NAC	ACT	DNC	APD	APD	IVD	OPN	DNC	OPN	YES	
Delayed write	ACT	ACT	ACT	ACT	DNC	APD	APD	IVD	OPN	IVD	OPN	YES	
Upper delayed	ACT	NAC	ACT	ACT	DNC	APD	APD	DNC	OPN	IVD	OPN	YES	
Lower delayed	ACT	ACT	NAC	ACT	DNC	APD	APD	IVD	OPN	DNC	OPN	YES	
Read-Modify-Write	ACT	ACT	ACT	ACT	ACT	APD	APD	IVD	IVD	IVD	IVD	YES	
Upper R-M-W	ACT	NAC	ACT	ACT	ACT	APD	APD	DNC	OPN	IVD	IVD	YES	
Lower R-M-W	ACT	ACT	NAC	ACT	ACT	APD	APD	IVD	IVD	DNC	OPN	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	NAC	DNC	DNC	APD	DNC	DNC	OPN	DNC	OPN	YES	
Hidden refresh	ACT	ACT	ACT	DNC	ACT	DNC	DNC	OPN	IVD	OPN	IVD	YES	
Upper Hidden refresh	ACT	NAC	ACT	DNC	ACT	DNC	DNC	DNC	OPN	OPN	IVD	YES	
Lower Hidden refresh	ACT	ACT	NAC	DNC	ACT	DNC	DNC	OPN	IVD	DNC	OPN	YES	
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ (Extended)*refresh	ACT	ACT	ACT	DNC	DNC	DNC	DNC	DNC	OPN	DNC	OPN	YES	
Upper $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$	ACT	NAC	ACT	DNC	DNC	DNC	DNC	DNC	OPN	DNC	OPN	YES	
Lower $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$	ACT	ACT	NAC	DNC	DNC	DNC	DNC	DNC	OPN	DNC	OPN	YES	
Self*refresh	ACT	NAC	ACT	DNC	DNC	DNC	DNC	DNC	OPN	DNC	OPN	YES	
Stand-by	NAC	DNC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	DNC	OPN	NO	

Note. ACT : active, DNC : don't care, VLD : valid, IVD : invalid, APD : applied, OPN : open

FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

BLOCK DIAGRAM



FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1~7	V
V _I	Input voltage		-1~7	V
V _O	Output voltage		-1~7	V
I _O	Output current	T _a = 25°C	50	mA
P _d	Power dissipation		1000	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.5	V
V _{IL}	Low-level input voltage	DQ ₀ ~DQ ₁₇	-1.0	0.8	V
		Others	-2.0	0.8	

Note 1. All voltage values are with respect to V_{SS}.

ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} = -5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating, 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current	0 ≤ V _{IH} ≤ 6.5V, other inputs pins=0V	-10		10	μA
I _{CC1} (AV)	Average supply current from V _{CC} , operating (Note 3, 4, 5)	M5M44280A-8, -8S RAS, CAS cycling trc = twc = min. output open			155	mA
I _{CC2} (AV)	Supply current from V _{CC} , stand-by (Note 6)	RAS = CAS = V _{IH} , output open			2	mA
		RAS = CAS ≥ V _{CC} - 0.5V output open			1	
					0.1*	
I _{CC3} (AV)	Average supply current from V _{CC} refreshing (Note 3, 5)	M5M44280A-8, -8S RAS cycling, CAS = V _{IH} , trc = min. output open			155	mA
I _{CC4} (AV)	Average supply current from V _{CC} , Fast-Page-Mode (Note 3, 4, 5)	M5M44280A-8, -8S RAS = V _{IL} CAS cycling tpc = min., output open			155	mA
I _{CC6} (AV)	Average supply current from V _{CC} , CAS before RAS refresh mode (Note 3, 5)	M5M44280A-8, -8S CAS before RAS refresh cycling, trc = min. output open			155	mA
I _{CC8} (AV)*	Average supply current from V _{CC} Extended refresh mode (Note 6)	RAS cycling, CAS ≤ 0.2V or CAS before RAS refresh cycling OE ≤ 0.2V or ≥ V _{CC} - 0.2V W ≤ 0.2V or ≥ V _{CC} - 0.2V, A ₀ ~A ₈ ≤ 0.2V or ≥ V _{CC} - 0.2V, DQ = open trc = 125 μs, tRAS = tRAS min ~ 1 μs			350	μA
I _{CC9} (AV)*	Average supply current from V _{CC} Self refresh mode (Note 6)	RAS = CAS ≤ 0.2V OE ≤ 0.2V or ≥ V _{CC} - 0.2V W ≤ 0.2V or ≥ V _{CC} - 0.2V A ₀ ~A ₈ ≤ 0.2V or ≥ V _{CC} - 0.2V			300	μA

Note 2. Current flowing into an IC is positive, out is negative.

3. I_{CC1}(AV), I_{CC3}(AV) and I_{CC4}(AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4. I_{CC1}(AV) and I_{CC4}(AV) are dependent on output loading. Specified values are obtained with the output open.

5. Column Address can be changed once or less while RAS = V_{IL} and CAS = V_{IH}.

CAPACITANCE (T_a = 0~70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _{I(A)}	Input capacitance, address inputs	V _I = V _{SS}			5	pF
C _{I(CLK)}	Input capacitance, clock inputs	f = 1MHz			7	pF
C _{I/O}	Input/Output capacitance, data ports	V _I = 25mVrms			7	pF

M5M44280AJ,TP,RT-8,-8S

FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

SWITCHING CHARACTERISTICS (Ta = 0~70 °C, Vcc = 5V ± 10 %, Vss = 0V, unless otherwise noted) (Notes 6, 13, 14)

Symbol	Parameter	Limits		Unit
		M5M44280A-8, -8S		
		Min	Max	
tCAC	Access time from $\overline{\text{CAS}}$ (Note 7, 8)		20	ns
tRAC	Access time from $\overline{\text{RAS}}$ (Note 7, 9)		80	ns
tAA	Column address access time (Note 7, 10)		40	ns
tCPA	Access time from $\overline{\text{CAS}}$ precharge (Note 7, 11)		45	ns
tOEa	Access time from $\overline{\text{OE}}$ (Note 7)		20	ns
tCLZ	Output low impedance from $\overline{\text{CAS}}$ low (Note 7)	5		ns
tOFF	Output disable time after $\overline{\text{CAS}}$ high (Note 12)	0	20	ns
tOEZ	Output disable time after $\overline{\text{OE}}$ high (Note 12)	0	20	ns

Note 6. An initial pause of 500 μ s is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a $\overline{\text{RAS}}$ clock such as $\overline{\text{RAS}}$ -only refresh).

Note that $\overline{\text{RAS}}$ may be cycled during the initial pause. And any 8 $\overline{\text{RAS}}$ or $\overline{\text{RAS}}/\overline{\text{CAS}}$ cycles are required after prolonged periods (greater than 8 ms) of $\overline{\text{RAS}}$ inactivity before proper device operation is achieved.

7. Measured with a load circuit equivalent to 2TTL loads and 100pF.

8. Assumes that $\text{trCD} \geq \text{trCD}(\text{max})$ and $\text{tASC} \geq \text{tASC}(\text{max})$.

9. Assumes that $\text{trCD} \leq \text{trCD}(\text{max})$ and $\text{trAD} \leq \text{trAD}(\text{max})$. If trCD or trAD is greater than the maximum recommended value shown in this table, trAC will increase by amount that trCD or trAD exceeds the value shown.

10. Assumes that $\text{trAD} \geq \text{trAD}(\text{max})$ and $\text{tASC} \leq \text{tASC}(\text{max})$.

11. Assumes that $\text{tCP} \leq \text{tCP}(\text{max})$ and $\text{tASC} \geq \text{tASC}(\text{max})$.

12. $\text{tOFF}(\text{max})$ and $\text{tOEZ}(\text{max})$ defines the time at which the output achieves the high impedance state ($\text{IOUT} \leq \pm 10 \mu\text{A}$) and is not reference to $\text{VOH}(\text{min})$ or $\text{VOL}(\text{max})$.

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast Page Cycles)

(Ta = 0~70 °C, Vcc = 5V ± 10 %, Vss = 0V, unless otherwise noted) (Notes 13, 14)

symbol	Parameter	Limits		Unit
		M5M44280A-8, -8S		
		Min	Max	
tREF	Refresh cycle time		8.2	ms
tREF	Refresh cycle time *		64	ms
trp	RAS high pulse width	60		ns
trCD	Delay time, RAS low to CAS low (Note 15)	20	60	ns
tCRP	Delay time, CAS high to RAS low	10		ns
trPC	Delay time, RAS high to CAS low	0		ns
tCPN	CAS high pulse width	10		ns
trAD	Column address delay time from RAS low (Note 16)	15	40	ns
tASR	Row address setup time before RAS low	0		ns
tASC	Column address setup time before CAS low (Note 17)	0	15	ns
trAH	Row address hold time after RAS low	10		ns
tCAH	Column address hold time after CAS low	15		ns
tdZC	Delay time, data to CAS low (Note 18)	0		ns
tdZO	Delay time, data to OE low (Note 18)	0		ns
tcDD	Delay time, CAS high to data (Note 19)	20		ns
tODD	Delay time, OE high to data (Note 19)	20		ns
tt	Transition time (Note 20)	1	50	ns

Note 13. The timing requirements are assumed $tT = 5\text{ns}$.

14. $\text{VIH}(\text{min})$ and $\text{VIL}(\text{max})$ are reference levels for measuring timing of input signals.

15. $\text{trCD}(\text{max})$ is specified as a reference point only. If trCD is less than $\text{trCD}(\text{max})$, access time is trAC .

If trCD is greater than $\text{trCD}(\text{max})$, access time is controlled exclusively by tCAC or tAA .

$\text{trCD}(\text{min})$ is specified as $\text{trCD}(\text{min}) = \text{trAH}(\text{min}) + 2tT + \text{tASC}(\text{min})$.

16. $\text{trAD}(\text{max})$ is specified as a reference point only. If $\text{trAD} \geq \text{trAD}(\text{max})$ and $\text{tASC} \leq \text{tASC}(\text{max})$, access time is controlled exclusively by tAA .

17. $\text{tASC}(\text{max})$ is specified as a reference point only. If $\text{trCD} \geq \text{trCD}(\text{max})$ and $\text{tASC} \geq \text{tASC}(\text{max})$, access time is controlled exclusively by tCAC .

18. Either tdZC or tdZO must be satisfied.

19. Either tcDD or tODD must be satisfied.

20. tT is measured between $\text{VIH}(\text{min})$ and $\text{VIL}(\text{max})$.

FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM
Read and Refresh Cycles

Symbol	Parameter	Limits		Unit
		MSM44280A-8, -8S		
		Min	Max	
tRC	Read cycle time	150		ns
tRAS	RAS low pulse width	80	10000	ns
tCAS	CAS low pulse width	20	10000	ns
tCSH	CAS hold time after RAS low	80		ns
tRSH	RAS hold time after CAS low	20		ns
tRCS	Read setup time before CAS low	0		ns
tRCH	Read hold time after CAS high (Note 21)	0		ns
tRRH	Read hold time after RAS high (Note 21)	10		ns
tRAL	Column address to RAS hold time	40		ns
toCH	CAS hold time after OE low	20		ns
toRH	RAS hold time after OE low	20		ns

Note 21. Either tRCH or trRH must be satisfied for a read cycle.

Write Cycle (Early Write and Delayed Write Cycles)

Symbol	Parameter	Limits		Unit
		MSM44280A-8, -8S		
		Min	Max	
tWC	Write cycle time	150		ns
tRAS	RAS low pulse width	80	10000	ns
tCAS	CAS low pulse width	20	10000	ns
tCSH	CAS hold time after RAS low	80		ns
tRSH	RAS hold time after CAS low	20		ns
twCS	Write setup time before CAS low (Note 23)	0		ns
twCH	Write hold time after CAS low	15		ns
tcWL	CAS hold time after W low	20		ns
trWL	RAS hold time after W low	20		ns
tWP	Write pulse width	15		ns
tDS	Data setup time before CAS low or W low	0		ns
tDH	Data hold time after CAS low or W low	15		ns
toEH	OE hold time after W low	20		ns

FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

Read - Write and Read - Modify - Write Cycles

Symbol	Parameter	Limits		Unit
		M5M44280A-8, -8S		
		Min	Max	
tRWC	Read Write/read modify write cycle time (Note 22)	195		ns
tRAS	RAS low pulse width	125	10000	ns
tCAS	CAS low pulse width	65	10000	ns
tCSH	CAS hold time after RAS low	125		ns
tRSH	RAS hold time after CAS low	65		ns
tRCS	Read setup time before CAS low	0		ns
tCWD	Delay time, CAS low to W low (Note 23)	40		ns
tRWD	Delay time, RAS low to W low (Note 23)	100		ns
tAWD	Delay time, address to W low (Note 23)	60		ns
tCWL	CAS hold time after W low	20		ns
tRWL	RAS hold time after W low	20		ns
tWP	Write pulse width	15		ns
tDS	Data setup time before W low	0		ns
tDH	Data hold time after W low	15		ns
tOEh	OE hold time after W low	20		ns

Note 22. trWC is specified as $\text{trWC}(\text{min}) = \text{trAC}(\text{max}) + \text{tODD}(\text{min}) + \text{trWL}(\text{min}) + \text{trP}(\text{min}) + 4\text{tr}$.

23. twCS, tcWD, trWD and tAWD and tCPWD are specified as reference points only. If $\text{twCS} \geq \text{twCS}(\text{min})$ the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If $\text{tcWD} \geq \text{tcWD}(\text{min})$, $\text{trWD} \geq \text{trWD}(\text{min})$, $\text{tAWD} \geq \text{tAWD}(\text{min})$, and $\text{tCPWD} \geq \text{tCPWD}(\text{min})$ (for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address. If neither of the above condition (delayed-write) of the DQ (at access time and until $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ goes back to VIH) is indeterminate.

Fast - Page Mode Cycle (Read, Write, Read - Write, and Read - Modify - Write Cycles) (Note 24)

Symbol	Parameter	Limits		Unit
		M5M44280A-8, -8S		
		Min	Max	
tPC	Fast Page mode read/write cycle time	50		ns
tPRWC	Fast page mode read write/read modify write cycle time	100		ns
tRAS	RAS low pulse width for read write cycle (Note 25)	135	100000	ns
tCP	CAS high pulse width (Note 26)	10	20	ns
tCPRH	RAS hold time after CAS precharge	45		ns
tCPWD	Delay time, CAS precharge to W low (Note 23)	45		ns

Note 24. All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

25. trAS(min) is specified as two cycles of $\overline{\text{CAS}}$ input are performed.

26. tcP(max) is specified as a reference point only.

$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh, Extended Refresh Cycle* (Note 27)

Symbol	Parameter	Limits		Unit
		M5M44280A-8, -8S		
		Min	Max	
tCSR	CAS setup time before RAS low	10		ns
tCHR	CAS hold time after RAS low	15		ns
tcAS	CAS low pulse width	30		ns

Note 27. Eight or more $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycles instead of eight $\overline{\text{RAS}}$ cycles are necessary for proper operation of $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode.

Self Refresh Cycle* (Note 28)

Symbol	Parameter	Limits		Unit
		M5M44280A-8S		
		Min	Max	
trASS	CBR self refresh $\overline{\text{RAS}}$ low pulse width	100		μs
trPS	CBR self refresh $\overline{\text{RAS}}$ high precharge time	150		ns
tCHS	CBR self refresh $\overline{\text{CAS}}$ hold time	- 50		ns

FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

Note 28. Self refresh sequence

Two refreshing ways should be used properly depending on the low pulse width(t_{RAS}) of $\overline{RAS}$ signal during self refresh period.

1. In case of $t_{RAS} < 150ms$

1.1 Distributed refresh during Read/Write operation

(A) Timing Diagrams




Table 1

Read/Write Cycle	Read/Write → Self Refresh	Self Refresh → Read/Write
CBR distributed refresh	$t_{NSD} + t_{NSD} \leq 8.2ms$	
$\overline{RAS}$ only distributed refresh	$t_{NSD} \leq 16 \mu s$	$t_{NSD} \leq 16 \mu s$

(B) Definition of distributed refresh

Definition of CBR distributed refresh

(Including extended refresh)

The CBR distributed refresh performs more than 512 constant period (125 μs max) CBR cycles within 64 ms.

Definition of $\overline{RAS}$ only distributed refresh

All combination of nine row address signals ($A_0 \sim A_8$) are selected during 512 constant period (16 μs max) $\overline{RAS}$ only refresh cycles within 8.2 ms.

Note:

Hidden refresh may be used instead of CBR refresh.
 $\overline{RAS}/\overline{CAS}$ refresh may be used instead of $\overline{RAS}$ only refresh.

1.1.1 CBR distributed Refresh

- Switching from read/write operation to self refresh operation.
The time interval from the falling edge of $\overline{RAS}$ signal in the last CBR refresh cycle during read/write operation period to the falling edge of $\overline{RAS}$ signal at the start of self refresh operation should be set within t_{NSD} (shown in table 1).
- Switching from self refresh operation to read/write operation.
The time interval from the rising edge of $\overline{RAS}$ signal at the end of self refresh operation to the falling edge of $\overline{RAS}$ signal in the first CBR refresh cycle during read/write operation period should be set within t_{NSD} (shown in table 1).

1.1.2 $\overline{RAS}$ only distributed refresh

- Switching from read/write operation to self refresh operation.
The time interval t_{NSD} from the falling edge of $\overline{RAS}$ signal in the last $\overline{RAS}$ only refresh cycle during read/write operation period to the falling edge of $\overline{RAS}$ signal at the start of self refresh operation should be set within 16 μs .
- Switching from self refresh operation to read/write operation.
The time interval t_{NSD} from the rising edge of $\overline{RAS}$ signal at the end of self refresh operation to the falling edge of $\overline{RAS}$ signal in the first CBR refresh cycle during read/write operation period should be set within 16 μs .

FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

1.2 Burst refresh during Read/Write operation

(A) Timing diagram




Table 2

Read/Write Cycle	Read/Write → Self Refresh	Self Refresh → Read/Write
CBR burst refresh	$t_{nsb} \leq 8.2\text{ms}$	$t_{snb} \leq 8.2\text{ms}$
$\overline{\text{RAS}}$ only burst refresh	$t_{nsb} + t_{snb} \leq 8.2\text{ms}$	

(B) Definition of burst refresh

Definition of CBR burst refresh

The CBR burst refresh performs more than 512 continuous CBR cycles within 8.2 ms.

Definition of $\overline{\text{RAS}}$ only burst refresh

All combination of ten row address signals ($A_0 \sim A_9$) are selected during 512 continuous $\overline{\text{RAS}}$ only refresh cycles within 8.2 ms.

1.2.1 CBR distributed Refresh


- Switching from read/write operation to self refresh operation.
The time interval t_{nsb} from the falling edge of $\overline{\text{RAS}}$ signal in the first CBR refresh cycle during read/write operation period to the falling edge of $\overline{\text{RAS}}$ signal at the start of self refresh operation should be set within 8.2 ms.
- Switching from self refresh operation to read/write operation.
The time interval t_{snb} from the rising edge of $\overline{\text{RAS}}$ signal at the end of self refresh operation to the falling edge of $\overline{\text{RAS}}$ signal in the last CBR refresh cycle during read/write operation period should be set within 8.2 ms.

1.2.2 $\overline{\text{RAS}}$ only distributed refresh

- Switching from read/write operation to self refresh operation.
The time interval from the falling edge of $\overline{\text{RAS}}$ signal in the first $\overline{\text{RAS}}$ only refresh cycle during read/write operation period to the falling edge of $\overline{\text{RAS}}$ signal at the start of self refresh operation should be set within t_{nsb} (shown in table 2).
- Switching from self refresh operation to read/write operation.
The time interval from the rising edge of $\overline{\text{RAS}}$ signal at the end of self refresh operation to the falling edge of $\overline{\text{RAS}}$ signal in the last $\overline{\text{RAS}}$ only refresh cycle during read/write operation period should be set within t_{snb} (shown in table 2).

FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

2. In case of $t_{RASS} \geq 150\text{ms}$
(A) Timing diagram-A



Timing diagram-B




Table 3

Read/Write Cycle	Read/Write→Self Refresh	Self Refresh→Read/Write
CBR distributed refresh	Timing Diagram-A	Timing Diagram-A
RAS only distributed		
CBR burst refresh	Timing Diagram-B	Timing Diagram-B
RAS only burst refresh		

(B) Definition of refresh
The same as 1.1-(B) and 1.2-(B)

2.1.1 CBR distributed refresh


- Switching from read/write operation to self refresh operation. The time interval t_{NSD} from the falling edge of RAS signal in the last CBR refresh cycle during read/write operation period to the falling edge of RAS signal at the start of self refresh operation should be set within 8.2 ms.
- Switching from self refresh operation to read/write operation. The time interval t_{NSD} from the rising edge of RAS signal at the end of self refresh operation to the falling edge of RAS signal in the first CBR refresh cycle during read/write operation period should be set within 8.2 ms.

2.1.2 RAS only distributed, CBR burst, RAS only burst refresh

- Before and after the self refresh, 512 refresh cycles should be executed within 8.2 ms for each refresh operation.

Timing Diagrams (Note 29)


Read Cycle



Indicates the invalid output.


FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

Byte Read Cycle




FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

Write Cycle (Early write)




FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

Byte Write Cycle (Early write)




FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

Write Cycle (Delayed write)




FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

Byte Write Cycle (Delayed write)




Read - Write, Read - Modify - Write Cycle




FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

Byte Read Write, Read - Modify Write Cycle




FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

RAS-only Refresh Cycle




FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

CAS before RAS Refresh Cycle, Extended Refresh Cycle*




FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

Self Refresh Cycle* (Note 28)




FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

Hidden Refresh Cycle (Read) (Note 30)




Note 30 Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle. Timing requirements and output state are the same as that of each cycle shown above.

Fast Page Mode Read Cycle




FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

Fast Page Mode Byte Read Cycle




FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

Fast Page Mode Write Cycle (Early Write)




FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

Fast Page Mode Byte Write Cycle (Early Write)




FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

Fast Page Mode Write Cycle (Delayed Write)




Fast Page Mode Byte Write Cycle (Delayed Write)



FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

Fast Page Mode Read - Write, Read - Modify - Write Cycle



FAST PAGE MODE 4718592-BIT(262144-WORD BY 18-BIT)DYNAMIC RAM

Fast Page Mode Byte Read Write, Read - Modify Write Cycle

