1M x 1 CMOS Dynamic RAM Page Mode

The MCM511000B is a 0.8μ CMOS high-speed dynamic random access memory. It is organized as 1,048,576 one-bit words and fabricated with CMOS silicon-gate process technology. Advanced circuit design and fine line processing provide high performance, improved reliability, and low cost.

The MCM511000B requires only ten address lines; row and column address inputs are multiplexed. The device is packaged in a 300 mil SOJ plastic package, and a 100 mil zig-zag in-line package (ZIP).


- · Three-State Data Output
- · Common I/O with Early Write
- Fast Page Mode
- Test Mode
- TTL-Compatible Inputs and Output
- RAS-Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 512 Cycle Refresh: MCM511000B = 8 ms MCM51L1000B = 64 ms
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM511000B-60 and MCM51L1000B-60 = 60 ns (Max)
- Low Active Power Dissipation: MCM511000B-60 and MCM51

MCM511000B-60 and MCM51L1000B-60 = 495 mW (Max)

 Low Standby Power Dissipation: MCM511000B and MCM51L1000B = 11 mW (Max, TTL Levels)

MCM511000B = 5.5 mW (Max, CMOS Levels) MCM51L1000B = 1.1 mW (Max, CMOS Levels)

MCM511000B MCM51L1000B




PIN NA	AMES
A0 - A9	Data Input Data Output Read/Write Enable Row Address Strobe umn Address Strobe Power Supply (+ 5 V) Ground Test Function Enable

PIN ASSIGNMENTS

ZIG-ZAG IN-LINE A9 SMALL OUTLINE CAS Vss wПa þα D 25 RAS I 3 24 T CAS RAS TF [] 4 23 D NC NC 22 A9 10 NC [] 5 NC 11 A0 12 13 A2 Vcc A1 [16 16 H A6 A2 [18 15 A5 V_{CC} [] 13 20

MOTOROLA DRAM DATA

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	1 to + 7	٧
Voltage Relative to V _{SS} for Any Pin Except V _{CC}	V _{in} , V _{out}	- 1 to + 7	٧
Test Function Input Voltage	V _{in (TF)}	- 1 to + 10.5	٧
Data Output Current	lout	50	mA
Power Dissipation	PD	600	mW
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{stg}	- 55 to + 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high-impedance circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V \pm 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (All voltages referenced to VSS)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧
	V _{SS}	0	0	0	
Logic High Voltage, All Inputs	VIH	2.4	_	6.5	٧
Logic Low Voltage, All Inputs	VIL	- 1.0	_	0.8	٧
Test Function Input High Voltage	ViH (TF)	V _{CC} + 4.5	_	10.5	٧
Test Function Input Low Voltage	VIL (TF)	-1.0	_	V _{CC} + 1.0	V

MOTOROLA DRAM DATA

MCM511000B•MCM51L1000B

2-45

DC CHARACTERISTICS AND SUPPLY CURRENTS

Characteristic	Symbol	Min	Max	Unit	Notes
V_{CC} Power Supply Current MCM511000B-60 and MCM51L1000B-60, t_{RC} = 110 ns	ICC1	_	90	mA	1
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{IH})	I _{CC2}	_	2	mA	
V_{CC} Power Supply Current During \overline{AAS} -Only Refresh Cycles (\overline{CAS} = V_{IH}) MCM511000B-60 and MCM51L1000B-60, t_{RC} = 110 ns	ССЗ	_	90	mA	1
V_{CC} Power Supply Current During Fast Page Mode Cycle (\overline{RAS} = $V_{ L}$) MCM511000B-60 and MCM51L1000B-60, t_{PC} = 40 ns	ICC4	_	60	mA	2, 3
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} - 0.2 V) MCM511000B MCM51L1000B	ICC5	=	1.0 200	mA μA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM511000B-60 and MCM51L1000B-60, t _{RC} = 110 ns	ICC6	_	90	mA	2
$ \begin{array}{c} V_{CC} \ Power \ Supply \ Current, \ Battery \ Backup \ Mode \ (t_{RC} = 125 \ \mu s, \ t_{RAS} = 1 \ \mu s, \\ \hline CAS = \overline{CAS} \ Before \ \overline{RAS} \ Cycle \ or \ 0.2 \ V, \ A0 - A9, \ \overline{W}, \ D = V_{CC} - 0.2 \ V \ or \ 0.2 \ V) \\ \hline MCM51L1000B \\ \end{array} $	ICC7	_	300	μА	2
Input Leakage Current (Except TF) (0 V ≤ V _{in} ≤ 6.5 V)	l _{lkg(l)}	- 10	10	μА	
Input Leakage Current (TF) (0 V ≤ V _{in} (TF) ≤ V _{CC} + 0.5 V)	l _{lkg(l)}	- 10	10	μА	
Output Leakage Current (CAS = V _{IH} , 0 V ≤ V _{OUt} ≤ 5.5 V)	l _{lkg(O)}	- 10	10	μА	
Test Function Input Current (V_{CC} + 4.5 V \leq V _{in} (TF) \leq V _{CC} \leq 10.5 V)	lin (TF)	_	1	mA	
Output High Voltage (IOH = -5 mA)	Voн	2.4		٧	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL	_	0.4	٧	

NOTES:

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Max	Unit
Input Capacitance D, A0 – A9	C _{in}	5	pF
RAS, CAS, W, TF		7	
I/O Capacitance (CAS = V _{IH} to Disable Output)	Cout	7	pF

NOTE: Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: $C = I \Delta t / \Delta V$.

^{1.} Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.

^{2.} Measured with one address transition per page mode cycle.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V \pm 10%, TA = 0 to 70°C, Unless Otherwise Noted)

READ, WRITE, AND READ-WRITE CYCLES (See Notes 1, 2, 3, 4, and 5)

	Sym	bol	MCM511000B-60 MCM51L1000B-60			
Parameter	Std Alt		Min Max		Unit	Notes
Random Read or Write Cycle Time	[†] RELREL	tRC	110	_	ns	6
Read-Write Cycle Time	†RELREL	tRWC	135		ns	6
Page Mode Cycle Time	[†] CELCEL	tPC	40	_	ns	
Page Mode Read-Write Cycle Time	†CELCEL	t _{PRWC}	65		ns	
Access Time from RAS	[‡] RELQV	^t RAC	_	60	ns	7, 8
Access Time from CAS	tCELQV	^t CAC	_	20	ns	7, 9
Access Time from Column Address	†AVQV	tAA	_	30	ns	7, 10
Access Time from CAS Precharge	^t CEHQV	^t CPA		35	ns	7
CAS to Output in Low-Z	†CELQX	^t CLZ	0	_	ns	7
Output Buffer and Turn-Off Delay	tCEHQZ	^t OFF	0	20	ns	11
Transition Time (Rise and Fall)	tŢ	tΤ	3	50	กร	
RAS Precharge Time	^t REHREL	t _{RP}	40	_	ns	
RAS Pulse Width	^t RELREH	^t RAS	60	10,000	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	tRASP	60	100,000	ns	
RAS Hold Time	[†] CELREH	^t RSH	20	_	ns	
RAS Hold Time from CAS Precharge (Page Mode Cycle Only)	[†] CELREH	tRHCP	35	_	ns	
CAS Hold Time	†RELCEH	^t CSH	60	_	ns	
CAS Pulse Width	†CELCEH	tCAS	20	10,000	ns	
RAS to CAS Delay Time	†RELCEL	^t RCD	20	40	ns	12
RAS to Column Address Delay Time	†RELAV	†RAD	15	30	ns	13
CAS to RAS Precharge Time	†CEHREL	¹ CRP	5	_	ns	
CAS Precharge Time	†CEHCEL	tCP	10	_	กร	
Row Address Setup Time	†AVREL	t _{ASR}	0	_	ns	
Row Address Hold Time	†RELAX	^t RAH	10	_	ns	
Column Address Setup Time	tAVCEL	tASC	0		ns	
Column Address Hold Time	†CELAX	†CAH	15		ns	

NOTES:

(continued)

- 1. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL.
- 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_IL (or between V_{IL} and V_IH) in a monotonic manner.
- 4. AC measurements $t_T = 5.0$ ns.
- 5. TF pin must be at VIL or open if not used.
- 6. The specifications for t_{RC} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is ensured.
- 7. Measured with a current load equivalent to 2 TTL ($-200 \,\mu\text{A}$, $+4 \,\text{mA}$) loads and 100 pF with the data output trip points set at $V_{OH} = 2.0 \,\text{V}$ and $V_{OL} = 0.8 \,\text{V}$.
- 8. Assumes that $t_{RCD} \le t_{RCD}$ (max).
- 9. Assumes that $t_{RCD} \ge t_{RCD}$ (max).
- 10. Assumes that t_{RAD} ≥ t_{RAD} (max).
- 11. tope (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 12. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
- 13. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max), then access time is controlled exclusively by t_{AA}.

MOTOROLA DRAM DATA

MCM511000B+MCM51L1000B

READ, WRITE, AND READ-WRITE CYCLES (Continued)

	Sym	bol	MCM511000B-60 MCM51L1000B-60			
Parameter	Std	Alt	Min	Max	Unit	Notes
Column Address Hold Time Referenced to RAS	tRELAX.	tAR	50		ns	
Column Address to RAS Lead Time	t _{AVREH}	t _{RAL}	30	_	ns	
Read Command Setup Time	twHCEL.	tRCS	0	_	ns	
Read Command Hold Time Referenced to CAS	tCEHWX	tRCH	0	_	ns	14
Read Command Hold Time Referenced to RAS	tREHWX	t _{RRH}	0	_	ns	14
Write Command Hold Time Referenced to CAS	^t CELWH	tWCH	10	_	ns	
Write Command Hold Time Referenced to RAS	^t RELWH	twcr	45	_	ns	
Write Command Pulse Width	twLwH	twp	10	_	ns	
Write Command to RAS Lead Time	†WLREH	tRWL	20		ns	
Write Command to CAS Lead Time	†WLCEH	tcwL	20	_	ńs	
Data in Setup Time	†DVCEL	t _{DS} 0		_	ns	15
Data in Hold Time	^t CELDX	t _{DH} 15		_	ns	15
Data in Hold Time Referenced to RAS	tRELDX	†DHR	50	_	ns	
Refresh Period MCM511000B MCM51L1000B	[†] RVRV	†RFSH	_ _	8 64	ms	
Write Command Setup Time	tWLCEL	twcs	0	_	ns	16
CAS to Write Delay	^t CELWL	tcwD	20	_	ns	16
RAS to Write Delay	^t RELWL	tRWD	60	_	ns	16
Column Address to Write Delay Time	tavwl	tAWD	30	_	ns	16
CAS Precharge to Write Delay Time	^t CEHWL	tCPWD	35	_	ns	16
CAS Setup Time for CAS Before RAS Refresh	^t RELCEL	tCSR	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	t _{CHR}	15	_	ns	
CAS Precharge to CAS Active Time	[†] REHCEL	†RPC	5	_	ns	
CAS Precharge Time for CAS Before RAS Counter Test	[‡] CEHCEL	[‡] CPT	30	_	ns	
Test Mode Enable Setup Time Referenced to RAS	†TEHREL	†TES	0	_	ns	
Test Mode Enable Hold Time Referenced to RAS	[†] REHTEL	†TEHR	0	_	ns	
Test Mode Enable Hold Time Referenced to CAS	[‡] CEHTEL	TEHC	0		ns	


NOTES:

^{14.} Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.


^{15.} These parameters are referenced to CAS leading edge in early write cycles and to W leading edge in delayed write or read-write cycles.

^{16.} tWCS, tRWD, tCWD, tCPWD, and tAWD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if twCS ≥ twCS (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if tcWD ≥ tcWD (min), tpWD ≥ tRWD (min), tcPWD ≥ tcPWD (min), and tAWD ≥ tAWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of these sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE




EARLY WRITE CYCLE




READ-WRITE CYCLE



FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE t_{PC} -tRSH tar ^tRAL ^tasc ^{- t}cah TRAH ^tCAH COLUMN ADDRESS COLUMN COLUMN twcs. twcstwcs - twch tos→ D (DATA IN) $\frac{V_{IH}}{V_{IL}}$ — VALID DATA VALID DATA VALID DATA Q (DATA OUT) VOH -HIGH Z




MOTOROLA DRAM DATA

MCM511000B•MCM51L1000B


RAS ONLY REFRESH CYCLE (W and A9 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (W and A0 - A9 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up, an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the RAM. During an extended inactive state (greater than 8 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe ($\overline{A}S$), and column address strobe ($\overline{C}AS$), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 bit locations in the device. $\overline{A}AS$ active transition is followed by $\overline{C}AS$ active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between $\overline{A}AS$ and $\overline{C}AS$ active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal RAS signal is available. This "gate" feature on the external CAS clock enables the internal CAS line as soon as the row addressholdtime(t_{RAH})specificationismet(anddefinest_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are two other variations in addressing the 1M RAM:

RAS-only refresh cycle and CAS before RAS refresh
cycle. Both are discussed in separate sections that follow.

READ CYCLE

The DRAM may be read with four different cycles: "normal" random read cycle, page mode read cycle, read-write cycle, and page mode read-write cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the $\overline{\text{PAS}}$ and $\overline{\text{CAS}}$ clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. However, $\overline{\text{CAS}}$ must be active before or at tact taction active before or at taction $\overline{\text{RCD}}$ maximum to guarantee valid data out (Q) attact (access time from $\overline{\text{RAS}}$ active transition). If the tact maximum is exceeded, read access time is determined by the $\overline{\text{CAS}}$ clock active transition (tact).

The RAS and CAS clocks must remain active for minimum times of tRAS and tCAS, respectively, to complete the read cycle. W must remain high throughout the cycle, and for time tRRHortRCHafterRASorCAS inactive transition, respectively, to maintain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of tRP to precharge the internal device circuitry for the next active cycle. Q is valid, but not latched, as long as the CAS clock is

active. When the $\overline{\text{CAS}}$ clock transitions to inactive, the output will switch to High Z.

WRITE CYCLE

The user can write to the DRAM with any of four cycles: early write, late write, page mode early write, and page mode read-write. Early and late write modes are discussed here, while page mode write operations are covered in another section.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}) . Early and late write modes are distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS} , and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (D) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

Q remains High Z throughout an early write cycle because \overline{W} active transition precedes or coincides with \overline{CAS} active transition, keeping data-out buffers disabled. This feature can be utilized on systems with a common I/O bus, provided all writes are performed with early write cycles, to prevent bus contention.

A late write cycle occurs when \overline{W} active transition is made after \overline{CAS} active transition. \overline{W} active transition could be delayed for almost 10 microseconds after \overline{CAS} active transition, (tpCD + tcWD + tpWL + 2tr) \leq tpAS, if other timing minimums (tpCD, tpWL, and tr) are maintained. D is referenced to \overline{W} active transition in a late write cycle. Output buffers are enabled by \overline{CAS} active transition but Q may be indeterminate — see note 16 of AC Operating Conditions table. \overline{RAS} and \overline{CAS} must remain active for tpWL and tcWL, respectively, after \overline{W} active transition to complete the write cycle.

READ-WRITE CYCLE

A read-write cycle performs a read and then a write at the same address, during the same cycle. This cycle is basically a late write cycle, as discussed in the **WRITE CYCLE** section, except \overline{W} must remain high for town minimum after the \overline{CAS} active transition, to guarantee valid Q before writing the bit.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the 1M dynamic RAM. Read access time in page mode (tCAC) is typically half the regular \overline{RAS} clock access time, tRAC. Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between VIH and VIL. The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read, write, or read-write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum of top, while \overline{RAS} is low initiates the first page mode cycle (tpc or tppwc). Either a read, write, or read-write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in

MOTOROLA DRAM DATA

MCM511000B+MCM51L1000B

consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP}. Page mode operation is ended when $\overline{\text{RAS}}$ transitions to inactive, coincident with or following $\overline{\text{CAS}}$ inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge degrades with time and temperature, thus each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM511000B require refresh every 8 milliseconds while refresh time for the MCM51L1000B is 64 milliseconds...

Refresh is accomplished by cycling through the 512 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM511000B and 124.8 microseconds for the MCM51L1000B. Burst refresh, a refresh of all 512 rows consecutively, must be performed every 8 milliseconds on the MCM511000B and 64 milliseconds on the MCM51L1000B.

A normal read, write, or read-write operation to the RAM will refresh all the bits (2048) associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (V_{IH}) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order actives an internal refresh counter that generates the row address to be refreshed.

External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh).

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for tap and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1).

CAS REFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 512 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of **eight CAS** before **RAS** initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells with normal write mode.
- Select a column address, read "0" out and write "1" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- Read the "1"s which were written in step 2 in normal read mode.
- 4. Using the same starting column address as in step 2, read "1" out and write "0" into the cell by performing the CAS before RAS refresh counter test, read-write cycle. Repeat this operation 512 times.
- Read "0"s which were written in step 4 in normal read mode.
- Repeat steps 1 to 5 using complement data.




Figure 1. Hidden Refresh Cycle

TEST MODE

Internal organization of this device ($256K \times 4$) allows it to be tested as if it were a $256K \times 1$ DRAM. Only nine of the ten addresses (A0-A8) are used in test mode; A9 is internally disabled. A test mode write cycle writes data, D (data in), to a bit in each of the four $256K \times 1$ blocks (B0-B3), in parallel. A test mode cycle reads a bit in each of the four blocks. If data is the same in all four bits, Q (data out) is the same as the data in each bit. If data is not the same in all four bits, Q is high Z. See truth table and test mode block diagram.

Test mode can be used in any timing cycle, including page mode cycles. The test mode function is enabled by holding the "TF" pin on "super voltage" for the specified period (tTES, tTEHR, tTEHC; see **TEST MODE CYCLE**).


where

 $4.5~V < V_{CC} < 5.5~V~and~maximum~voltage = 10.5~V.\\ A9~is~ignored~in~test~mode.~In~normal~operation,~the~"TF"~pin~must~either~be~connected~to~V_{IL},~or~left~open.$


TEST MODE TRUTH TABLE

D	В0	B1	B2	В3	Q	
0	0	0	0	0	0	
1	1	1	1	1	1	
_		Any Other				

TEST MODE BLOCK DIAGRAM



TEST MODE BLOCK DIAGRAM



ORDERING INFORMATION (Order by Full Part Number)

MCM 511000B or 51L1000B	XΧ	XX	XX	
Motorola Memory Prefix			L	Shipping Method (R2 = Tape and Reel, Blank = Rails)
Part Number				Speed (60 = 60 ns)
				Temperature (Blank = 0 to 70°C)
				Package (J = 300 mil SOJ, Z = Plastic ZIP)

Commercial Temperature Range 0 to 70°C

Full Part Numbers--- MCM511000BJ60 MCM51L1000BJ60 MCM511000BJ60R2

MCM511000BZ60 MCM51L1000BJ60R2 MCM51L1000BZ60

NOTE: For mechanical data, please see Chapter 10.

MCM511000B+MCM51L1000B 2-58

MOTOROLA DRAM DATA