

IDT 7MP6025

- 64K x 8 fully synchronous memory
- High-speed—20MHz read cycle time
- 16-bit synchronous address input
- 8-bit synchronous data input
- Synchronous chip select and write enable
- Separate clock enable for each register
- Low standby power
- Onboard decoupling capacitors
- Available in 43-pin SIP (single in-line package) configuration
- 2 Ground and 2 V_{CC} pins

The IDT7MP6025 is a 64K x 8 synchronous RAM with edge triggered registers on the address lines, data-in bus, data-out bus, chip select and write enable. The edge triggered register of the 16 address lines features an independent clock enable that allows the address register to be selectively loaded. The address register will be loaded on the low-to-high transition of the clock when the clock enable line is low and will hold its current contents on the low-to-high transition of the clock when the clock enable is high. Similarly, the 8-bit data-in register will be loaded with new data on the low-to-high transition of the clock when the data-in clock enable is low and will hold its contents when the data-in clock enable is high. The data-out register will receive new data from the 64K x 8 RAM when the clock enable line is low and will hold its data when the clock enable line is high at the low-to-high transition of the clock. All

The eight data output bits are enabled when the output enable is low and are in the high-impedance state when the output enable is high. The chip select and write enable signals are also registered in D flip-flops. These two flip-flops are loaded with new data on each low-to-high transition of the clock. The chip select is passed directly from the Q output of the D-type flip-flop to the 64K x 8 RAM. The write enable signal is gated with the clock signal to generate a delayed write enable pulse. In essence, this gives the output of the address register time to settle and internally select the appropriate byte of RAM before the write enable goes low to write new data into the RAM. Thus, the low-to-high transition of the clock causes the chip select and write enable flip-flops to be loaded with new data and immediately deselects a previous write by means of the clock going high. The data lines to the RAM and the address lines to the RAM may indeed change to new values based on the low-to-high transition of the clock. When the clock goes from high-to-low, if the chip select is low and the write enable is low, a write cycle is begun and the data at the RAM data inputs will be written into the selected address. If the write enable is high or the chip enable is high, data will not be written into the memory.

One of the features of this configuration of memory that has registers on all of the address lines, data input lines and data output lines as well as the control lines, is to provide the highest possible clock rate in the system. All that is necessary is that the data, address, chip select, write enable and clock enables signals meet the required set-up and hold time with respect to the clock. In this manner, fully asynchronous operation is achieved. The IDT7MP6025 is offered as a compact, cost-effective 43-pin plastic SIP module.


The diagram shows a 64K x 8 RAM block with the following connections:

- Address Bus:** A 16-bit bus (A₁₅ to A₀) connected to the ADDRESS input of the RAM.
- Control Signals:**
 - A-CLKEN:** Connected to the EN input of the first 16-bit register.
 - CS:** Connected to the CS input of the RAM and the Q output of the first 16-bit register.
 - WE:** Connected to the WE input of the RAM and the Q output of the second 8-bit register.
 - CLOCK:** Connected to the CP input of both 16-bit and 8-bit registers.
 - DI-CLKEN:** Connected to the EN input of the second 8-bit register.
- Data Bus:**
 - DATA_{IN}:** An 8-bit bus connected to the DATA_{IN} input of the RAM and the Q output of the second 8-bit register.
 - DATA_{OUT}:** An 8-bit bus connected to the DATA_{OUT} output of the RAM and the Q output of the third 8-bit register.
 - OE:** An 8-bit bus connected to the Q output of the third 8-bit register.
 - DO₇ to DO₀:** An 8-bit bus connected to the Q output of the third 8-bit register.
- Combinational Logic:**
 - A 16-bit register (REG) with D, CP, and EN inputs and Q output.
 - An 8-bit register (REG) with D, CP, and EN inputs and Q output.
 - A second 8-bit register (REG) with D, CP, and EN inputs and Q output.
 - A 3-input AND gate with inputs from the Q outputs of the first 16-bit register, the second 8-bit register, and the CS signal.

JANUARY 1989

DSC-7031/-

PIN CONFIGURATION



**SIP
 SIDE VIEW**

NOTE:

1. For module dimension, please refer to module drawing M18 in the packaging section.

PIN NAMES

A ₀₋₁₅	Addresses
CK	Clock
DI ₀₋₇	Data Input
DO ₀₋₇	Data Output
DI-CLKEN	Data Input Clock Enable
A-CLKEN	Address Clock Enable
DO-CLKEN	Data Output Clock Enable
V _{CC}	Power
GND	Ground
CS	Chip Select
WE	Write Enable
OE	Output Enable

ABSOLUTE MAXIMUM RATINGS

SYMBOL	RATING	COMMERCIAL	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

1. V_{IL} (min.) = -3.0V for pulse width less than 20ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

GRADE	AMBIENT TEMPERATURE	GND	V _{CC}
Commercial	0°C to +70°C	0V	5.0V ± 10%

DC ELECTRICAL CHARACTERISTICS

V_{CC} = 5V ±10%

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	MAX.	UNIT
I _{I1}	Input Leakage (Address & Control)	V _{CC} = Max., V _{IN} = GND to V _{CC}	—	5	μA
I _{I2}	Input Leakage (Data)	V _{CC} = Max., V _{IN} = GND to V _{CC}	—	5	μA
I _{LO}	Output Leakage	V _{CC} = Max., CS = V _{OUT} , V _{OUT} = GND to V _{CC}	—	10	μA
V _{OL}	Output Low Voltage	V _{CC} = Min., I _{OL} = 8mA	—	0.4	V
V _{OH}	Output High Voltage	V _{CC} = Min., I _{OH} = -4mA	2.4	—	V

DC ELECTRICAL CHARACTERISTICS

V_{CC} = 5.0V ±10%

SYMBOL	PARAMETER	TEST CONDITIONS	MAX.	UNIT
I _{CC1}	Operating Current	f = 0, CS = V _{IL} , V _{CC} = Max.; Output Open	725	mA
I _{CC2}	Dynamic Operating Current	V _{CC} = Max.; CS = V _{IL} ; f = f _{MAX} ; Output Open	950	mA
I _{SA1}	Standby Power Supply Current	CS ≥ V _{CC} - 0.2V, V _{IN} > V _{CC} - 0.2V or < 0.2V	125	mA

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

SYMBOL	PARAMETER ⁽¹⁾	CONDITIONS	TYP.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	20	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	22	pF

NOTE:

1. This parameter is sampled and not 100% tested.


AC ELECTRICAL CHARACTERISTICS

 $V_{CC} = 5V \pm 10\%$

SYMBOL	PARAMETER	7MP6025S35		7MP6025S45		7MP6025S55		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CYCLE								
t _{CP}	Read Cycle Time	35	—	45	—	55	—	ns
t _{CH}	Clock High Time	10	—	10	—	10	—	ns
t _{CL}	Clock Low Time	10	—	10	—	10	—	ns
t _S	Address, WE, CS, CE Set Up Time	4	—	5	—	5	—	ns
t _H	Address, WE, CS, CE Hold Time	4	—	6	—	6	—	ns
t _{OLZ} ⁽¹⁾	Output Low Z Time	—	10	—	15	—	15	ns
t _{OHZ} ⁽¹⁾	Output High Z Time	—	8	—	11	—	11	ns
t _{PVD}	Prop Delay to Valid Data Out	—	10	—	15	—	15	ns
WRITE CYCLE								
t _{CP}	Write Cycle Time	35	—	45	—	55	—	ns
t _{CH}	Clock High Time	10	—	10	—	10	—	ns
t _{CL}	Clock Low Time	23	—	30	—	37	—	ns
t _S	Data, Addr, WE, CS, CE Set Up Time	4	—	5	—	5	—	ns
t _H	Data, Addr, WE, CS, CE Hold Time	4	—	6	—	6	—	ns

NOTE:


1. This parameter is guaranteed but not tested.

TIMING WAVEFORM OF READ CYCLE ⁽¹⁾

NOTE:

1. The device must be selected by a \overline{CS} level for the conditions above to take place.

TIMING WAVEFORM OF WRITE CYCLE



NOTES:

1. Either \overline{CS} or \overline{WE} can be used to trigger a write cycle, provided that the other signal is low at the same time.
2. When a write is terminated, either \overline{CS} or \overline{WE} must become high at least one t_s before the next rising edge of CLK.

TRUTH TABLE

MODE	\overline{CS}	\overline{OE}	CK	DO-CLKEN	DI-CLKEN	A-CLKEN	WE	OUTPUT	POWER
Standby	H	H	↑	H	H	H	X	High Z	Standby
Read	L	L	↑	L	X	L	H	Low Z	Active
Read	L	H	↑	L	X	L	H	High Z	Active
Write	L	H	↑	H	L	L	L	High Z	Active

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load
(for t_{OLZ} , t_{CHZ} , t_{OHZ} ,
 t_{WHZ} and t_{OW})

* Including scope and jig.

ORDERING INFORMATION

