

DI CMOS Analog Switches with Data Latches

AD7590DI/AD7591DI/AD7592DI

FEATURES
SCR Latch-Proof
Overvoltage-Proof: ±25V
Low R_{ON}: 60Ωtyp
Buffered Switch Logic
TTL, CMOS Compatible
Monolithic Dielectrically-Isolated CMOS
Pin Compatible with AD7510DI Series


GENERAL DESCRIPTION

The AD7590DI, AD7591DI and AD7592DI are a family of protected (latch-proof) dielectrically isolated CMOS switches featuring overvoltage protection up to ± 25 V above the power supplies. Microprocessor interfacing is facilitated by the provision of on-chip data latches.


The AD7590DI and AD7591DI consist of four independent SPST analog switches packaged in a 16-pin DIP. They differ only in that the switch control logic is inverted. The AD7592DI has two independent SPDT switches packaged in a 14-pin DIP.

FUNCTIONAL BLOCK DIAGRAMS

16-Pin DIP



14-Pin DIP



NC = NO CONNECT

CONTROL LOGIC (WR HELD LOW)

AD7590DI: Switch "ON" for Address "HIGH" AD7591DI: Switch "ON" for Address "LOW"

AD7592DI: Address "HIGH" makes S1 to Out 1 and S3 to

Out 2

AD7590DI/AD7591DI/AD7592DI—SPECIFICATIONS ($V_{00} = 15V$, $V_{cs} = -15V$ unless otherwise noted)

Parameter	Model	T _A = + 25°C (K, B, T)	$T_A = 0 \text{ to } +70^{\circ}\text{C(K)} -25^{\circ}\text{C to } +85^{\circ}\text{C(B)}$	-55°C to +125°C(T)	Units	Test Conditions/Comments
ANALOG SWITCH		. , , , , , ,		11 11 11 11 11 11	0	2 to Conditions Comments
Analog Signal Range	All	± 10	± 10	± 10	Volts	
R _{ON} ¹	All	60	± 10	= 10		101/1/
NON	All	90	120	150	Ωtyp Ωmax	$-10V \le V_S \le +10V, I_{DS} = 1mA;$
R _{ON} Match ²	All	2	120	130		Test Circuit 1
R _{ON} Match Drift ²	All	0.01	•		Ωtyp	$V_S = 0$, $I_{DS} = 1mA$
In OFF¹	AD7590DI	0.5			Ω/°C typ	V _S = 0,I _{DS} = 1mA Test Circuit 2
1,5011	AD7591DI	5	50	200	nA typ	1 est Circuit 2
I _S OFF ¹	AD/341D1	0.5	30	200	nA max	T . C' . 2. 2. 4
15011	All	5	50	300	nA typ	Test Circuits 2 & 4
$I_D(I_S)ON^{\dagger}$	All		50	200	nA max	
AD(IS)ON	All	0.5			nA typ	Test Circuit 3
I _{OUT} ¹		5	50	200	nA max	
lout.	AD7592DI	1	1		nA typ	Test Circuit 4
0.0.000		10	100	400	nA max	
C _S (C _D)OFF ³	All	10			pF typ	
$C_{N^3}C_{D^3}ON^3$	All	30			pF typ	
CDS CS-OUT	All	1	i		pF typ	
C _{DD} (C _{SS}) ³	All	0.5			pFtyp	
Cott'	AD7592DI	40			pF typ	
DIGITAL CONTROL						
V _{INI}	All	0.8	0.8	0.8	V max	
Vow	All	2.4	2.4	2.4	V min	
$rac{V_{ m INR}^4}{C_{ m IN}^3}$	All	7	7	7		
I _{INI} or I _{INH} ^{1,4}	All	1	<u>'</u>	í	pF typ	v o v
				1	μA max	V _{IN} : 0 or V _{DD}
DYNAMIC CHARACTERISTICS						
t_{ON}^2	AD7590DI	250	380	380	ns max	Test Circuit 5
,	AD7591DI	400	500	500	ns max	
toFr ²	AD7590DI	400	500	500	ns max	Test Circuit 5
,	AD7591DI	250	380	380	ns max	
transition ²	AD7592DI	350	450	450	ns max	Test Circuit 6
Write Pulse-Width (twn)2	Ali	250	300	400	ns min	See Figure 1
Address Setup Time (tas) ²	All	300	300	400	ns min	See Figure 1
Address Hold Time (t _{AH}) ²	All	20	30	40	ns min	See Figure 1
Off Isolation ³	••••	20	50	10	115 11111	See Figure 1
(Analog Input to Analog Output	: All	- 85			dB typ	$A, \overline{WR} = 0.8V; V_S = 10V (Pk-Pk);$ $f = 1kHz, R_L = 10k\Omega$
Crosstalk ³						,1,
(Digital Input to Analog Output)	All	5			mV peak, typ	$R_L = 1M\Omega, C_L = 15pF;$ $V_{INH} = 3V, V_{INL} = 0V;$
Q _{INI} ³						$\frac{t_{RISE}}{WR} = t_{FALL} = 20ns;$ WR held HIGH
(Charge Injection)	All	55				Tank Cinamia 7
	1111	و د			pC typ	Test Circuit 7
POWER SUPPLY						
	All	1	1.5	2	mA max	Digital Inputs = V _{INL} or V _{INH}
I_{DD}^{-1} I_{SS}^{-1}	All	1	1.5	1	mA max	Digital Inputs - VINL of VINH

NOTES

TIMING AND CONTROL SEQUENCE

Figure 1 shows the timing sequence for latching the switch address inputs. The latches are level sensitive and, therefore, while \overline{WR} is held low the latches are transparent and the switches respond to the address inputs. The digital inputs are latched on the rising edge of \overline{WR} .

NOTE: All digital input signals rise and fall times measured from 10% to 90% of 3V. $t_R\!=\!t_F\!=\!20ns$.




Figure 1. Timing and Control Sequence

^{100%} tested.

²Guaranteed, not production tested.

³Typical values for information only, not subject to test.

⁴Inputs are MOS gates typical current less than 10nA.

Specifications subject to change without notice.

ARSOLUTE MAYIMUM PATINGS*

ABSOLUTE MAXIMUM KATINGS*
$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
V_{DD} to GND \hdots
V_{SS} to GND
Overvoltage at V _D (V _S), One Switch Only
(1sec surge)
or V_{SS} – 25V
(Continuous)
or $V_{SS} - 20V$
** * *****
or 20mA, Whichever Occurs First
or 20mA, Whichever Occurs First Switch Current (I _{DS} , Continuous) 50mA
Switch Current (I _{DS} , Continuous) 50mA
Switch Current (I $_{DS},$ Continuous) 50mA Switch Current (I $_{DS},$ Surge)
$ \begin{aligned} & \text{Switch Current } (I_{DS}, \text{Continuous}) \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$

Cerdip (BQ Versions) -25°C to +85°C

Cerdip (TQ Versions) -55°C to +125°C

ORDERING GUIDE

Model ¹	Temperature Range	Package Option ²
AD7590DIKN	0°C to +70°C	N-16
AD7590DIKP	0°C to +70°C	P-20A
AD7590DIBQ	-25°C to +85°C	Q-16
AD7590DITQ	-55°C to +125°C	Q-16
AD7591DIKN	0°C to +70°C	N-16
AD7591DIKP	0°C to +70°C	P-20A
AD7591DIBQ	-25°C to +85°C	Q-16
AD7591DITQ	-55°C to +125°C	Q-16
AD7592DIKN	0°C to +70°C	N-14
AD7592DIKP	0°C to +70°C	P-20A
AD7592DIBQ	-25°C to +85°C	Q-14
AD7592DITQ	-55°C to +125°C	Q-14

NOTES

- ¹To order MIL-STD-883C, Class B processed parts, add /883B to part number. Refer to the Analog Devices Military Products Databook (1990) for military data sheet.
- ²N = Narrow Plastic DIP; P = Plastic Leaded Chip Carrier Q = Cerdip. For Hermetic Surface Mount package, contact your local sales office. For outline information see Package Information section.

CAUTION


Operating Temperature

Plastic (KN Versions).

ESD (electrostatic discharge) sensitive device. The digital control inputs are diode protected; however, permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. The protective foam should be discharged to the destination socket before devices are inserted.



PIN CONFIGURATIONS



^{*}Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




Figure 2. Typical Output Switch Circuitry of AD7590DI Series

CIRCUIT DESCRIPTION

CMOS devices make excellent analog switches; however, problems with overvoltage and latch-up phenomenon necessitated protection circuitry. These protection circuits, however, either caused degradation of important switch parameters such as R_{ON} or leakage, or provided only limited protection in the event of overvoltage.

The AD7590DI series switches utilize a dielectrically-isolated CMOS fabrication process to eliminate the four-layer substrate found in junction-isolated CMOS, thus providing latch-free operation.

A typical switch channel is shown in Figure 2. The output switching element is comprised of device numbers 4 and 5. Operation is as follows: for an "ON" switch, (in+) is $V_{\rm DD}$ and (in-) is $V_{\rm SS}$ from the driver circuits. Device numbers 1 and 2 are "OFF" and number 3 in "ON". Hence, the backgates of the P- and N-channel output devices (numbers 4 and 5) are tied together and floating. The circled devices are located in separate dielectrically isolated pockets. Floating the output switch backgates with the signal input increases the effective threshold voltage for an applied analog signal, thus providing a flatter $R_{\rm ON}$ versus $V_{\rm S}$ response.

For an "OFF" switch, device number 3 is "OFF," and the backgates of devices 4 and 5 are tied through $1k\Omega$ resistors (R1 and R2) to the respective supply voltages through the "ON" devices 1 and 2.

If a voltage is applied to the S or D (OUT) terminal which exceeds $V_{\rm DD}$ or $V_{\rm SS}$, the S- or D-to-backgate diode is forward biased; however, R1 and R2 provide current limiting action to the supplies.

An equivalent circuit of the output switch element in Figure 3 shows that, indeed, the $1k\Omega$ limiting resistors are in series with the backgates of the P- and N-channel output devices – not in series with the signal path between the S and D terminals.

It is possible to turn on an "OFF" switch by applying a voltage in excess of $V_{\rm DD}$ or $V_{\rm SS}$ to the S or D terminal. If a positive stress voltage is applied to the S or D terminal which exceeds $V_{\rm DD}$ by a threshold, then the P-channel (device 5) will turn on creating a low impedance path between the S and D terminals. A similar situation exists for negative stress voltages which exceed $V_{\rm SS}$. In this case the N-channel provides the low impedance path between the S and D terminals. The limiting factor on the overvoltage protection is the power dissipation of the package and is \pm 20V continuous (or 20mA whichever occurs first) above the supply voltages.






Figure 3. AD7590DI Series Output Switch Diode-Equivalent-Circuit

Typical Performance Characteristics and Test Circuits




 R_{ON} AS A FUNCTION OF $V_{D} \; (V_{S})$ FOR DIFFERENT SUPPLY VOLTAGES




R_{ON} AS A FUNCTION OF V_S (V_D) FOR DIFFERENT TEMPERATURES


TEST CIRCUIT 1



TEST CIRCUIT 3




a. AD7590DI, AD7591DI




b. AD7592

TEST CIRCUIT 2 (AD7590DI, AD7591DI)




TEST CIRCUIT 4 (AD7592DI ONLY)




Typical Switching Characteristics and Test Circuits

Note: All digital input signal rise and fall times measured from 10% to 90% of 3V. tr=tf=20ns.

TEST CIRCUIT 5 SWITCHING TIME OF AD7590DI AND AD7591DI, t_{ON} , t_{OFF}



TEST CIRCUIT 6 SWITCHING TIME OF AD7592DI, $t_{TRANSITION}$



TEST CIRCUIT 7
CHARGE INJECTION

