ICX038BLB

1/2 inch CCD Image Sensor for EIA B/W Camera

Description

The ICX038BLB is an interline transfer CCD solidstate image sensor suitable for EIA 1/2 inch B/W video cameras. High resolution, high sensitivity and low dark cirrent are achieved through the adoption of HAD (Hole-Accumulation Diode) sensors.

This chip features a field integration read out system, an electronic shutter with variable charge-storage time, Also, this outline is miniaturized by using original package.

Features


- High resolution high sensitivity (+6dB compare with ICX038ALA) and low dark current
- Consecutive variable speed shutter 1/60s. (Typ.), 1/100s. to 1/1000s
- Low smear
- High antiblooming
- Horizontal register 5V drive
- Horizontal register final stage 5V drive
- Reset gate 5V drive


Device Structure

- Optical size 1/2 inch format
- Number of effective pixels 768 (H) ×494 (V) Approx. 380k pixels
- Number of total pixels
 811(H) ×508 (V)
 Approx. 410k pixels
- Interline transfer CCD image sensor
- Chip size 7.95mm (H) ×6.45mm (V)
- Unit cell size 8.4 µm (H) ×9.8 µm (V)
- Optical black Horizontal (H) direction Front 3 pixels Rear 40 pixels
 Vertical (V) direction Front 12 pixels Rear 2 pixels
- Number of dummy bits Horizontal 22

Vertical 1 (even field only)


Substrate material silicon





Optical black position (Top View)

Block Diagram



(10) ∨•• (9) ∨••

V00 (7)

VOUT(8)

Pin Description

No.	Symbol	Description	No.	Symbol	Description
1	٧.	Vertical register transfer clock	9	V _{GG}	Output amplifier gate bias
2	V φ ₃	Vertical register transfer clock	10	V _{ss}	Output amplifier source
3	V φ ₂	Vertical register transfer clock	11	GND	GND
4	SUB	Substrate (Overflow drain)	12	RD	Reset drain bias
5	Vφ ₁	Vertical register transfer clock	13	RG	Reset gate clock
6	V _L	Protective transistor bias	14	LH ø₁	Horizontal register final stage transfer clock
7	V _{DD}	Output amplifier drain supply	15	Η <i>φ</i> ₁	Horizontal register transfer clock
8	V _{out}	Signal output	16	Η <i>φ</i> ₂	Horizontal register transfer clock

Absolute Maximum Ratings

	Item	Ratings	Unit	Remarks
Substrate voitage S	UB-GND	-0.3 to +55	V	
•	VDD, VRD, VOUT, VSS - GND	-0.3 to +18	٧	
Supply voltage	VDD, VRD, VOUT, VSS - SUB	-55 to +10	٧	
	Vφ1, Vφ2, Vφ3, Vφ4 - GND	-15 to +20	V	
Clock input voltage	Vφ1, Vφ2, Vφ3, Vφ4 - SUB	to +10	٧	
Voltage difference I	petween vertical clock input pins	to+15	٧	* (Max.)
Voltage difference l	petween horizontal clock input pins	to+17	٧	
Нф1, Нф2 — V ф 4		-17 to +17	٧	
LH φ 1, RG, Vgg - (SND	-10 to +15	٧	
LH ф 1, RG, Vgg — S	SUB	-55 to +10	V	
VL - SUB		-65 to +0.3	V	
Beside GND, SUB-	VL	-0.3 to +30	٧	
Storage temperatur	е	-30 to +80	ొ	
Operating temperat	ture	-10 to +60	ొ	

^{* +27}V (Max.) when clock width < 10 μ s, duty factor < 0.1%.

8382383 0006520 767 📟

Bias Conditions

ltem	Symbol	Min.	Тур.	Max.	Unit	Remarks
Output amplifier drain voltage	VDD	14.55	15.0	15.45	٧	
Reset drain voltage	VRD	14.55	15.0	15.45	٧	VRD=VDD
Output amplifier gate voltage	VGG	1.75	2.0	2.25	٧	
Output amplifier source	Vss	Ground 390 Ω i	through esistor			± 5%
Substrate voltage adjustment range	Vsus	9.0		18.5	٧	*2
Fluctuation range after substrate voltage adjustment	∆ VsuB	-3		+3	%	
Reset gate clock voltage adjustment range	VRGL	1.0		4.0	٧	*2 *6
Fluctuation range after reset gate clock voltage adjustment	∆ VRGL	-3		+3	%	
Protective transistor bias	VL		*3			


DC Characteristics

ltem	Symbol	Min.	Тур.	Max.	Unit	Remarks
Output amplifier drain current	loo		5		mA	
Input current	lini			1	μA	*4
Input current	lin2			10	μА	*5

*2 Substrate voltage (Vsus) • reset gate clock voltage (Vsus) setting value display.

Setting values of substrate voltage and reset gate clock voltage are displayed at the back of the device through a code address. Adjust substrate voltage (Vsus) and reset gate clock voltage (Vsus) to the displayed voltage. Fluctuation range after adjustment is ± 3%.

Vsus code address-1 digit display Vsus code address-1 digit display



Code addresses and actual numerical values correspond to each other as follows.

VRGL address code	1	2	3	4	5	6	7
Numerical value	1.0	1.5	2.0	2.5	3.0	3.5	4.0

Vsus address code	E	f	G	h	J	к	L	m	N	P	Q	R	s	т	υ	٧	w	x	Y	z
Numericad value	9.0	9.5	10.0	10.5	11.0	11.5	12.0	12.5	13.0	13.5	14.0	14.5	15.0	15.5	16.0	16.5	17.0	17.5	18.0	18.5

<Example> "5L" → VRqL=3.0V Vsus=12.0V

*3 VL setting is the VvL voltage of the vertical transfer clock waveform.

8382383 0006521 6T3 ■ ³⁹³

- *4 1. Current to each pin when 18V is applied to Voo, Vouτ, Vss and SUB pins, while pins that are not tested are grounded.
 - 2. Current to each pins when 20V is applied sequentially to V φ 1, V φ 2, V φ 3, V φ 4, H φ 1 and H φ 2, while pins that are not tested are grounded. However, 20V is applied to SUB.
 - Current to each pins when 15V is applied sequentially to pins RG, LH φ 1 and Vgg, while pins that are not tested are grounded. However, 15V is applied to SUB.
 - 4. Current to VL pin when it is grounded, while 30V is applied to all pins except pins that are not tested. However, GND and SUB pins are kept open.
- *5 Current to SUB pin when 55V is applied to SUB pin, while pins that are not tested are grounded.

Clock Voltage Conditions


Item	Symbol	Min.	Тур.	Max.	Unit	Waveform diagram	Remarks
Read out clock voltage	Vvτ	14.55	15.0	15.45	٧	1	
	Vvh1, Vvh2	-0.05	0	0.05	٧	2	VvH=(VvH1+VvH2)/2
	VvH3, VvH4	-0.2	0	0.05	٧	2	
	VVL1, VVL2, VVL3, VVL4	-9.6	-9.0	-8.5	٧	2	VVL=(VVL3+VVL4)/2
	Vøv	8.3	9.0	9.65	٧	2	V o v=VvHn-VvLn (n=1 to 4)
Vertical transfer clock	Vvh1 — Vvh2			0.1	٧	2	
voltage	Vvнз–Vvн	-0.25		0.1	٧	2	
	VvH4-VvH	-0.25		0.1	٧	2	
	Vvнн			0.5	٧	2	High level coupling
	VVHL			0.5	٧	2	High level coupling
	VVLH			0.5	٧	2	Low level coupling
	VVLL			0.5	٧	2	Low level coupling
Horizontal transfer	Vфн	4.75	5.0	5.25	٧	3	
clock voltage	VHL	-0.05	0	0.05	٧	3	
Horizontal final stage	Vфtн	4.75	5.0	5.25	٧	4	
transfer clock voltage	VLHL	-0.05	0	0.05	٧	4	
Reset gate clock	V ф RG	4.5	5.0	5.5	٧	5	*6
voltage	VRGLH-VRGLL			0.8	٧	5	Low level coupling
Substrate clock'	V ф sua	23.0	24.0	25.0	٧	6	


* 6 No adjustment of reset gate clock voltage is necessary when reset gate clock is driven as indicated below. In this case, reset gate clock voltage set point displayed on back of image sensor has no meaning.

Item	Symbol	Min.	Тур.	Max.	Unit	Waveform diagram	Remarks
Reset gate clock	VRGL	-0.2	0	0.2	٧	5	
voltage	VφRG	8.5	9.0	9.5	٧	5	

Clock Equivalent Circuit Constant

Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Capacitance between vertical transfer	Сфv1, Сфv3		1800		pF	
clock and GND	Сф v2, Сф v4		2200		pF	
Capacitance between vertical transfer	Сф v12, Сф v34		450		pF	
clocks	Сф ү23, Сф ү41		270		pF	
Capacitance between horizontal transfer clock and GND	Сфн1, Сфн2		62		pF	
Capacitance between horizontal transfer clocks	Сфин		47		pF	
Capacitance between horizontal final stage transfer clock and GND	Сфін		8		рF	
Capacitance between reset gate clock and GND	Сфяс		8		рF	
Capacitance between substrate clock and GND	Сфѕив		400	-	pF	
Vertical transfer clock serial resistor	R1, R2, R3, R4		68		Ω	
Vertical transfer clock ground resistor	RGND		15		Ω	






Vertical transfer clock equivalent circuit


Horizontal transfer clock equivalent circuit

Drive Clock Waveform Conditions

(1) Read out clock waveform




(2) Vertical transfer clock waveform







(3) Horizontal transfer clock waveform diagram



(4) Horizontal final stage transfer clock waveform diagram



(5) Reset gate clock waveform diagram



VAGLE is the maximum value and VAGLE the minimum value of the coupling waveform in the period from Point A in the diagram above to RG rise.

VRGL is the mean value for VRGLH and VRGLL.

VRGL=(VRGLH + VRGLL)/2


VRGH is the minimum value for twh period.

V & RG=VRGH - VRGL

397

8382383 0006525 249 1

(6) Substrate clock waveform



Clock switching characteristics

IA	Combal		twh		-	twl			tr			tf			
Item	Symbol	Min.	Тур.	Max.	Min.	Тур.	Мах.	Min.	Тур.	Мах.	Min.	Тур.	Max.	Unit	Remarks
Read out clock	Vī	2.3	2.5						0.5			0.5		µ \$	During read out
Vertical transfer clock	Vφ 1, Vφ 2, Vφ 3, Vφ 4										0.015		0.25	µ \$	*7
Horizontal transfer clock	Нф		20			20			15	19	*8	15	19	ns	During imaging
Horizontal final stage clock	LΗφ		20			20			15	19	*8	15	19	ns	During imaging
Horizontal transfer/horizontal final stage clock	Ηφ1, LΗφ		5.38						0.01			0.01		μs	During parallel
Horizontal transfer clock	Нф2					5.38			0.01			0.01		μs	serial conversion
Reset gate clock	фяG	11	13			51			3			3		ns	
Substrate clock	фѕив	1.5	1.8							0.5			0.5	μ\$	During charge drain.

- *7 When vertical transfer clock driver CXD1250 is in use.
- *8 tf ≥ tr-2 ns

ltem	Symbol		two	Unit	Remarks	
1.6111	Symbol	Min.	Тур.	Мах.	Unit	Hemarks
Horizontal transfer clock	Нф	16	20		ns	*9
Horizontal transfer/ horizontal final stage clock	Нф2, ЦНф	16	20		ns	* 10

- *9 "two" is the overlap period of horizontal transfer clocks H ϕ 1 and H ϕ 2's twh and twl.
- *10 "two" is the overlap period of horizontal transfer clock H φ ₂'s twi and horizontal final stage transfer clock LH φ 's twh'

8382383 0006526 185 📼

398

Operating Characteristics

(Ta=25 ℃)

Item	Symbol	Min.	Тур.	Max.	Unit	Test method	Remarks
Sensitivity	S	300	380		mV	1	
Saturation signal	Vsat	600			mV	2	Ta=60 ℃
Smear	Sm		0.009	0.015	%	3	
\/:	CLI			20	%	4	Zone 0, 1
Video signal shading	SH			25	%	4	Zone 0 to II'
Dark signal	Vdt			2	mV	5	Ta=60 ℃
Dark signal shading	∆ Vdt			1	mV	6	Ta=60 °C
Flicker	F			2	%	7	-
Lag	Lag			0.5	%	8	

Zone chart of Video signal shading




image Sensor Characteristics Test Method

- ① Through the following tests the substrate voltage and reset gate clock voltage are set to the value displayed on the device, while the device drive conditions are at the typical value of the bias and clock voltage conditions.
- ② Through the following tests defects are excluded and, unless otherwise specified, the optical black level (Hence forth referred to as OB) is set as the reference, the values obtained at
 point in the figure of the Drive Circuitare utilized.

Definition of standard imaging conditions

- Standard imaging condition I: (As imaging device) Use a pattern box (luminance 706 cd/m², color temperature 3200K Halogen source) as a subject. (Pattern for evaluation is not applicable.) Use a testing standard lens with CM500S (t=1.0mm) as IR cut filter and image at F8. At this time, light intensity to sensor receiving surface is defined as standard sensitivity testing light intensity. Signal output average value in this condition is called VA.
- ② Standard imaging condition II: Image a light source (color temperature of 3200K) which uniformity of brightness is within 2% at all angles. Use a testing standard lens with CM500S (t=1.0mm) as IR cut filter. The light intensity is adjusted to the value indicated in each testing item by lens diaphragm.
- 1. Sensitivity

Set to standard image condition I. After selecting the electronic shutter mode at a 1/250s. shutter speed, measure the signal (Vs) at the center of the screen and substitute in the following formula.

$$S=Vs\times\frac{250}{60}$$

2. Saturation signal

Set to standard imaging condition II. Adjust light intensity to 10 times that of signal output average value $V_A = 200 \text{mV}$, then test signal output minimum value.

Smear

Set to standard imaging condition II. Adjust light intensity to 500 times that of signal output average value (V_A=200mV). Stop read out clock. When the charge drain executed by the electric shutter at the respective H blankings takes place, test the maximum value Vsm of signal output.

$$Sm = \frac{Vsm}{200} \times \frac{1}{500} \times \frac{1}{10} \times 100$$
 (%) (1/10V)

4. Video signal shading

Set to standard imaging condition II. Adjust light intensity to signal output average value V_A=200mV with lens diaphragm at F5.6 to F8. Then test maximum (Vmax) and minimum (Vmin) values of signal output.

$$SH=(Vmax-Vmin)/200\times100$$
 (%)

5. Dark signal

Test signal output average value Vdt when the device ambient temperature is at 60 ℃ and light is obstructed with horizofital idle transfer level as reference.

6. Dark signal shading

Following 5, test maximum (Vdmax) and minimum (Vdmin) values of dark signal output.

∆ Vdt=Vdmax–Vdmin


7. Flicker


Set to standard imaging condition II. Adjust light intensity to signal output average value $V_A = 200 \text{mV}$. Then test the signal output difference (Δ Vf) between even field and odd field.

 $F=(\Delta Vf/200)\times 100 (\%)$

8. Residual image


Adjust signal output value (Vs) by strobe light to 200mV. Then light a stroboscopic tube with the following timing and test the residual image (Vlag).






Spectral Sensitivity Characteristics

(Excluding light source characteristics, including lens characteristics)




Using read out clock timing chart




Unit: µs

■ 8382383 0006531 542 ■ ⁴⁰³

Drive Timing Chart (Vertical sync)



■ 8382383 0006532 489 📟 🗀 404



315

8382383 0006533

405

Handling Instructions

1) Static charge prevention

CCD image sensors are easily damaged by static discharge. Before handling be sure to take the following protective measures.

- a) Either handle bare handed or use non chargeable gloves, clothes or material. Also use conductive shoes.
- b) When handling directly use an earth band.
- c) Install a conductive mat on the floor or working table to prevent the generation of static electricity.
- d) lonized air is recommended for discharge when handling CCD image sensor.
- e) For the shipment of mounted substrates use boxes treated for the prevention of static charges.

2) Soldering

- a) Make sure the package temperature does not exceed 80 ℃.
- b) Solder dipping in a mounting furnace causes damage to the glass and other defects. Use a grounded 30W soldering iron and solder each pin in less than 2 seconds. For repairs and remount, cool sufficiently.
- c) To dismount an imaging device do not use a solder suction equipment. When using an electric desoldering tool use a thermal controller of the zero cross On/Off type and connect to ground.
- 3) Dust and dirt protection
 - a) Operate in clean environments (around class 1000 will be appropriate).
 - b) Do not either touch glass plates by hand or have any object come in contact with glass surfaces. Should dirt stick to a glass surface blow it off with an air blow. (For dirt stuck through static electricity ionized air is recommended)
 - c) Clean with a cotton bud and ethyl alcohol if the glass surface is grease stained. Be careful not to scratch the glass.
 - d) Keep in case to protect from dust and dirt. To prevent dew condensation, preheat or precool when moving to a room with great temperature differences.
 - e) When a protective tape is applied before shipping, just before use remove the tape applied for electrostatic protection. Do not reuse the tape.
- 4) Do not expose to strong light (sun rays) for long periods.
- Exposure to high temperatures or humidity will affect the characteristics. Accordingly avoid storage or usage in such conditions.
- 6) CCD image sensor are precise optical equipment that should not be subject to mechanical shocks.