
5000-BIT × 3 CCD COLOR LINEAR IMAGE SENSOR

The μPD3725 is a high sensitivity 5000-bit × 3 color linear image sensor consisting of charge coupled devices (CCDs).

The μPD3725 is suitable for high resolution color image scanner and digital color copier.

FEATURES

- Valid photocell: 5000 bits × 3 (Red, Green, Blue)
- Distance of each line: 112 μm (8 lines)
- Color filter: Red, Green, Blue primary color
- Data rate: 16 MHz MAX.
- Input clock level: CMOS output when 5 V operation
- Power supply: +12 V


ORDERING INFORMATION

Part Number	Package	Quality Grade
μPD3725D-01	24-pin ceramic DIP (CERDIP)	Standard


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.


BLOCK DIAGRAM



PIN CONFIGURATIONS (Top View)



PHOTOCELL STRUCTURE DIAGRAM



ABSOLUTE MAXIMUM RATINGS (T_a = +25 °C)

Parameter	Symbol	Ratings	Unit
Output drain voltage	V _{OD}	-0.3 to +15	V
Shift register clock voltage	V _{φ1} , V _{φ2}	-0.3 to +15	V
Reset signal voltage	V _{φRB}	-0.3 to +15	V
Transfer gate signal voltage	V _{φTG}	-0.3 to +15	V
Operating ambient temperature	T _{OPt}	-25 to +60	°C
Storage temperature	T _{stg}	-40 to +100	°C

RECOMMENDED OPERATING CONDITIONS (T_a = +25 °C)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Power supply	V _{DD}	11.4	12.0	12.6	V
Shift register clock signal high level	V _{φ1H} , V _{φ2H}	4.5	5	5.5	V
Shift register clock signal low level	V _{φ1L} , V _{φ2L}	-0.3	0	0.5	V
Reset signal high level	V _{φRBH}	4.5	5	5.5	V
Reset signal low level	V _{φRBL}	-0.3	0	0.5	V
Transfer gate signal high level	V _{φTGH}	4.5	5	5.5	V
Transfer gate signal low level	V _{φTGL}	-0.3	0	0.5	V
Data rate	2 × f _{φφ1}	-	2	16	MHz


Remark φ1: φ1A1 to φ1A4, φ1L
 φ2: φ2A1 to φ2A4, φ2L
 φRB: φR1B and φR2B

ELECTRICAL CHARACTERISTICS


$T_a = +25\text{ }^{\circ}\text{C}$, $V_{DD} = 12\text{ V}$, $f_{SR1} = 1\text{ MHz}$, data rate = 2 MHz, storage time = 10 ms
 light source; 3200 K halogen lamp +C500 (infrared cut filter), input signal clock = 5 V_{p-p}

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Saturation voltage	V_{SAT}		1.0	1.5	—	V
Saturation exposure	SE					
Photo response non-uniformity	PRNU	$V_{out} = 500\text{ mV}$		± 6	± 15	%
Average dark signal	ADS			0.1	5	mV
Dark signal non-uniformity	DSNU			0.5	5	mV
Power consumption	P_w			300		mW
Output impedance	Z_o			0.5	1	k Ω
Response	R_R			3.9		V/lx $\cdot$ s
	R_G			4.0		V/lx $\cdot$ s
	R_S			2.1		V/lx $\cdot$ s
Image lag	IL	$V_{OUT} = 500\text{ mV}$		2	5	%
Offset level	V_{OS}		5	7	9	V
Output fall delay time	t_d			40		ns
Transfer efficiency	TTE		92	98		%


6 TIMING CHART 1




TIMING CHART 2



TIMING CHART 3



TIMING CHART 4




Recommended Timing


[Unit: ns]

Symbol	MIN.	TYP.	MAX.
t ₁ , t ₁₁	0	10	—
t ₂ , t ₁₂	0	50	—
t ₃ , t ₅ , t ₁₃ , t ₁₅	0	5	—
t ₄ , t ₁₄	20	50	—
t ₆ , t ₁₆	20	50	—
t ₇ , t ₁₇	20	50	—
t ₈ , t ₁₈	0	50	—
t ₉ , t ₁₉	1000	2000	—


φ1A, φ2A cross points



φ1L, φ2A cross points



φ1A, φ2L cross points



Remark 1. Adjust input resistance of each pin for cross points (φ1A, φ2A), (φ1L, φ2A) and (φ1A, φ2L)

2. φ1A: φ1A1, φ1A2, φ1A3

φ2A: φ2A1, φ2A2, φ2A3


DEFINITIONS OF CHARACTERISTIC ITEMS

1. Saturation voltage: V_{SAT}
Output signal voltage at which the response linearity is lost.
2. Saturation exposure: SE
Product of intensity of illumination (I_x) and storage time(s) when saturation of output voltage occurs.
3. Photo response non-uniformity: PRNU
The peak/bottom ratio to the average output voltage of all the valid bits calculated by the following formula.

$$PRNU(\%) = \left(\frac{V_{MAX. \text{ or } V_{MIN.}}}{\frac{1}{n} \sum_{j=1}^n V_j} - 1 \right) \times 100$$

n: Number of valid bits


V_j : Output voltage of each bit



4. Average dark signal: ADS
Output average voltage in light shielding

$$ADS(mV) = \frac{1}{n} \sum_{j=1}^n V_j$$


5. Dark signal non-uniformity: DSNU
The difference between peak or bottom output voltage in light shielding and ADS.






6. Output impedance: Z_o
Output pin impedance viewed from outside.
7. Response: R
Output voltage divided by exposure ($I_x \cdot s$).
Note that the response varies with the light source.

8. Image Lag: IL


The rate between the last output voltage and the next one after read out the data of a line.



STANDARD CHARACTERISTIC CURVES ($T_a = +25^\circ\text{C}$)




APPLICATION CIRCUIT



Remark1. Inverter : μPD74HC4
2. B1 to B6 : Analog buffers

The application circuits and their parameters are for references only and are not intended for use in actual design-in's.

OUTLINE DIMENSIONS (Unit: mm) [Preliminary]



Remark Form of glass window is not defined yet.