

# STK13C68 CMOS nvSRAM High Performance 8K x 8 Nonvolatile Static RAM

PRELIMINARY

## **FEATURES**


- 25, 30, 35 and 45ns Access Times
- 12, 15, 20 and 25ns Output Enable Access
- Unlimited Read and Write to SRAM
- Software STORE initiation
- Automatic STORE Timing
- 10<sup>4</sup> or 10<sup>5</sup> STORE cycles to EEPROM
- 10 year data retention in EEPROM
- Automatic RECALL on Power Up
- Software RECALL Initiation
- Unlimited RECALL cycles from EEPROM
- Single 5V±10% Operation
- Commercial and Industrial Temperatures
- Available in multiple standard packages
- · Chip Select and Chip Enable Pins

## **DESCRIPTION**

The Simtek STK13C68 is a fast static RAM (25, 30, 35, 45ns), with a nonvolatile electrically-erasable PROM (EEPROM) element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data transfers from the SRAM to the EEPROM (STORE), or from the EEPROM to the SRAM (RECALL) are initiated through software sequences. It combines the high performance and ease of use of a fast SRAM with nonvolatile data integrity.

The STK13C68 is pin compatible with industry standard SRAMs and is available in a 28-pin 300 mil plastic or ceramic DIP and a 28-pin SOIC.

#### LOGIC BLOCK DIAGRAM



# **PIN CONFIGURATIONS**

••••		<u> </u>
NC E	$\neg \cup$	₩ D Voc
A 12 C	2	27 🕽 ₩
A, [	,	≈∏ s
A . C	4	* D A .
Ast	5	* D A s
A40		22 A 11
۸,۵	7	27 D G
Α, [	•	21 A 10
A, C		» □ Ē
A . C	10	10 1007
oo,□	11	11 DO 0
∞,⊑		17 00 0
DQ ,		10 DO 4
Vss C		13 00 3
28	3 - 350	SOIC
28	3 - 300	PDIP
21	3 - 300	CDIP

#### **PIN NAMES**

A <sub>0</sub> - A <sub>12</sub>	Address Inputs
W	Write Enable
DQ <sub>0</sub> - DQ <sub>7</sub>	Data In/Out
Ē	Chip Enable
G	Output Enable
S	Chip Select
V <sub>cc</sub>	Power (+5V)
V <sub>SS</sub>	Ground

## **ABSOLUTE MAXIMUM RATINGS<sup>a</sup>**

Voltage on typical input relative to Vss	0.6V to 7.0V
Voltage on DQ <sub>0-7</sub> and G	0.5V to (V <sub>CC</sub> +0.5V)
Temperature under bias	
Storage temperature	65°C to 150°C
Power dissipation	1 <b>W</b>
DC output current	

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

(One output at a time, one second duration)

#### DC CHARACTERISTICS

 $(V_{CC} = 5.0V \pm 10\%)$ 

		СОММ	ERCIAL	INDUS	TRIAL		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
lcc <sub>1</sub> b	Average V <sub>CC</sub> Current		85		95	mA	t <sub>AVAV</sub> = 25ns
<u> </u>			80		85	mA	t <sub>AVAV</sub> = 30ns
1			75		80	mA	t <sub>AVAV</sub> = 35ns
			65		75	mA.	t <sub>AVAV</sub> = 45ns
lcc2 <sup>d</sup>	Average V <sub>CC</sub> Current		50		50	mA	E ≥ (V <sub>CC</sub> - 0.2V) or S ≤ (V <sub>SS</sub> + 0.2V)
	during STORE cycle						all others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
l <sub>SB1</sub> °	Average V <sub>CC</sub> Current		30		34	mA	t <sub>AVAV</sub> = 25ns
	(Standby, Cycling TTL Input Levels)	1	27		30	mA	t <sub>AVAV</sub> = 30ns
			23		27	mA	t <sub>AVAV</sub> = 35ns
			20		23	mA	t <sub>AVAV</sub> = 45ns
		1					$\overline{E} \ge V_{IH}$ or $S \le V_{IL}$ ; all others cycling
l <sub>SB2</sub> c	Average V <sub>CC</sub> Current		1		1	mA	E ≥ (V <sub>CC</sub> = 0.2V) or S ≤ (V <sub>SS</sub> + 0.2V)
•	(Standby, Stable CMOS Input Levels)						all others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
l <sub>ILK</sub>	Input Leakage Current (Any Input)		±1		±1	μА	V <sub>CC</sub> = max
		1					V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>
louk	Off State Output Leakage Current		±5		±5	μА	V <sub>CC</sub> = max
]							V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>
VIH	Input Logic "1" Voltage	2.2	V <sub>CC</sub> +.5	2.2	V <sub>CC+.5</sub>	٧	All Inputs
VIL	Input Logic "0" Voltage	V <sub>SS</sub> 5	0.8	V <sub>SS</sub> 5	0.8	V	All Inputs
V <sub>OH</sub>	Output Logic "1" Voltage	2.4		2.4		٧	I <sub>OUT</sub> = -4mA
VoL	Output Logic "0" Voltage		0.4		0.4	٧	I <sub>OUT</sub> = 8mA
TA	Operating Temperature	0	70	- 40	85	တ္	

Note b: Icc, is dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note c: Bringing E≥ V<sub>IH</sub> or S ≤ V<sub>IL</sub>will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note d:  $I_{CC2}$  is the average current required for the duration of the store cycle ( $I_{STORE}$ ) after the sequence ( $I_{WC}$ ) that initiates the cycle.

## **AC TEST CONDITIONS**

Input Pulse Levels	V <sub>ss</sub> to 3V
Input Rise and Fall Times. Input and Output Timing Reference Levels Output Load.	1.5V See Figure 1

# CAPACITANCE (T<sub>A</sub>=25°C, f=1.0MHz)e

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
C <sub>IN</sub>	Input Capacitance	5	рF	ΔV = 0 to 3V
Cour	Output Capacitance	7	рF	ΔV = 0 to 3V

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

## READ CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$ 


	SYMBOLS			STK13	C68-25	STK13	C68-30	STK13	C68-35	STK13C68-45		
NO.	#1, #2	Alt	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	telov. tshov	t <sub>ACS</sub>	Chip Enable Access Time		25		30		35		45	ns
2	t <sub>AVAVR</sub> g	t <sub>RC</sub>	Read Cycle Time	25		30		35		45		ns
3	tavov <sup>h</sup>	t <sub>AA</sub>	Address Access Time		25		30		35		45	ns
4	t <sub>GLOV</sub>	t <sub>OE</sub>	Output Enable to Data Valid		12		15		20		25	ns
5	1 <sub>AXOX</sub>	t <sub>OH</sub>	Output Hold After Address Change	5		5		5		5		ns
6	t <sub>ELOX</sub> , t <sub>SHOX</sub>	t <sub>LZ</sub>	Chip Enable to Output Active	5		5		5		5		กร
7	t <sub>EHOZ</sub> i, t <sub>SLOZ</sub> i	t <sub>HZ</sub>	Chip Disable to Output Inactive		13		15		17		20	ns
8	t <sub>GLOX</sub>	toLZ	Output Enable to Output Active	0		0		0		0		ns
9	t <sub>GHOZ</sub> i	t <sub>ohz</sub>	Output Disable to Output Inactive		13		15		17		20	ns
10	telicche, tshicche	t <sub>PA</sub>	Chip Enable to Power Active	0		0		0		0		ns
11	teHICCL <sup>c,e</sup> , ts⊔ccL <sup>c,e</sup>	tpg	Chip Disable to Power Standby		25		25		25		25	ns
11A	t <sub>whov</sub>	twn	Write Recovery Time		30		35		45		55	ns

Note c: Bringing E high or S low will not produce standby currents until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.


Note e: Parameter guaranteed but not tested.

Note g: For READ CYCLE #1 and #2,  $\overline{W}$  must be high for entire cycle. Note h: Device is continuously selected with  $\overline{E}$  low, S high and  $\overline{G}$  low. Note i: Measured  $\pm$  200mV from steady state output voltage.

# READ CYCLE #1 g,h



## READ CYCLE #2 9



# WRITE CYCLES #1 & #2; G high (this table is effective 3/31/94)

 $(V_{CC} = 5.0V \pm 10\%)$ 

	SYMBOLS			DADAMETED	STK13	C68-25	STK13	C68-30	STK13C68-35		STK13C68-45		
NO.	#1	#2	Alt	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	† <sub>AVAVW</sub>	†AVAVW	twc	Write Cycle Time	25		30		35		45		ns
13	t <sub>WLWH</sub>	<sup>t</sup> WLEH, <sup>t</sup> WLSL	t <sub>WP</sub>	Write Pulse Width	20		25		30		35		ns
14	t <sub>ELWH</sub>	<sup>t</sup> ELEH, <sup>t</sup> SHSL	tcw	Chip Enable to End of Write	20		25		30		35		ns
15	t <sub>DVWH</sub>	<sup>t</sup> DVEH, <sup>t</sup> DVSL	t <sub>DW</sub>	Data Set-up to End of Write	12		15		18		20		กร
16	twHDX	t <sub>EHDX</sub> , t <sub>SLDX</sub>	t <sub>DH</sub>	Data Hold After End of Write	0		0		0		0		ns
17	tavwh	taveh, tavsl	t <sub>AW</sub>	Address Set-up to End of Write	20		25		30		35		ns
18	† <sub>AVWL</sub>	tavel, tavsh	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		0		ns
19	t <sub>WHAX</sub>	<sup>†</sup> EHAX, <sup>†</sup> SLAX	twR	Address Hold After End of Write	0		0		0		0		ns


# WRITE CYCLES #1 & #2; G low


	S	YMBOLS		-	STK13	C <u>68-25</u>	STK130	C68-30	STK130	C68-35	STK130	C68-45	
NO.	#1	#2	Alt	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
12	<sup>t</sup> avavw	tavavw	twc	Write Cycle Time	45		45		45		45		ns
13	twLWH	<sup>t</sup> WLEH, <sup>t</sup> WLSL	t <sub>WP</sub>	Write Pulse Width	35		35		35		35		ns
14	t <sub>ELWH</sub>	t <sub>ELEH,</sub> t <sub>SHSL</sub>	t <sub>cw</sub>	Chip Enable to End of Write	35		35		35		35		ns
15	t <sub>DVWH</sub>	<sup>t</sup> DVEH, <sup>t</sup> DVSL	t <sub>DW</sub>	Data Set-up to End of Write	30		30		30		30		ns
16	twHDX	t <sub>EHDX,</sub> t <sub>SLDX</sub>	t <sub>DH</sub>	Data Hold After End of Write	0		0		0		0		ns
17	tavwh	taveh, tavsl	t <sub>AW</sub>	Address Set-up to End of Write	35		35		35		35		ns
18	† <sub>AVWL</sub>	tavel, tavsh	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		0		ns
19	t <sub>WHAX</sub>	tehax, tslax	twR	Address Hold After End of Write	0		0		0		0		ns
20	t <sub>w∟oz</sub> i,m		t <sub>wz</sub>	Write Enable to Output Disable		35		35		35		35	nŝ
21	<sup>1</sup> whox		tow	Output Active After End of Write	5		5		5		5		ns

Note i: Measured  $\pm 200$ mV from steady state output voltage.

Note k:  $\overline{E}$  or  $\overline{W}$  must be  $\geq V_{IH}$  during address transitions.

Note m: If  $\overline{W}$  is low when  $\overline{E}$  goes low, the outputs remain in the high impedance state.





# **NONVOLATILE MEMORY OPERATION**


## **MODE SELECTION**

s	Ē	w	A <sub>12</sub> - A <sub>0</sub> (hex)	MODE	1/0	POWER	NOTES
L	Х	X	X	Not Selected	Output High Z	Standby	
Х	Н	Х	x	Not Selected	Output High Z	Standby	
н	7	Н	Х	Read SRAM	Output Data	Active	0
н	L	L	Х	Write SRAM	Input Data	Active	
н _	٦	Н	0000	Read SRAM	Output Data	Active	n,o
			1555	Read SRAM	Output Data		n,o
			OAAA	Read SRAM	Output Data		n,o
		i	1FFF	Read SRAM	Output Data		n,o
			10F0	Read SRAM	Output Data		n,o
			OFOF	Nonvolatile STORE	Output High Z	l <sub>CC2</sub>	n
н		н	0000	Read SRAM	Output Data	Active	п,о
			1555	Read SRAM	Output Data		n,o
			OAAA	Read SRAM	Output Data		n,o
			1FFF	Read SRAM	Output Data		n,o
			10F0	Read SRAM	Output Data		n,o
			OF0E	Nonvolatile RECALL	Output High Z		n

Note n: The six consecutive addresses must be in order listed - (0000, 1555, 0AAA, 1FFF, 10F0, 0F0F) for a STORE cycle or (0000, 1555, 0AAA, 1FFF, 10F0, 0F0E) for a RECALL cycle. W must be high during all six consecutive cycles. See STORE cycle and RECALL cycle tables and diagrams for further details.

Note o: I/O state assumes that  $\overline{G} \le V_{IL}$ . Initiation and operation of nonvolatile cycles does not depend on the state of  $\overline{G}$ .

# STORE CYCLE INHIBIT and AUTOMATIC POWER-UP RECALL



## STORE/RECALL CYCLE

 $(V_{CC} = 5.0V \pm 10\%)$ 

	SYMBOL	s	DADA440777	STK13	STK13C68-25 STK		C68-30	STK13C68-35		STK13C68-45		
NO.	#1	Alt	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
24	TAVAVN	t <sub>RC</sub>	STORE/RECALL Initiation Cycle Time	25		30		35		45		ns ns
25	t <sub>ELOZ</sub> P, t <sub>SHOZ</sub> P		Chip Enable to Output Inactive		75		75		75		75	ns
26	teloxs tshoxs	t <sub>STORE</sub> q	STORE Cycle Time		10		10		10		10	ms
27	t <sub>ELOXR</sub> , t <sub>SHOXR</sub>	tRECALL!	RECALL Cycle Time		20		20		20		20	με
28	taveln <sup>6</sup> , tavshn	1 <sub>AE</sub>	Address Set-up to Chip Enable	0		0		0		0		ns
29	telehn <sup>a,t</sup> , tshsln <sup>a,t</sup>	t <sub>EP</sub>	Chip Enable Pulse Width	15		20		25		35		ns
30	<sup>t</sup> ehaxn <sup>e, t</sup> slaxn <sup>e</sup>	t <sub>EA</sub>	Chip Disable to Address Change	0		0		0		0		ns

Note p: Once the software STORE or RECALL cycle is initiated, it completes automatically, ignoring all inputs.

Note q: Note that STORE cycles (but not RECALLs) are aborted by V<sub>∞</sub> < 4.1V (STORE inhibit).

Note r: A RECALL cycle is initiated automatically at power up when V<sub>CC</sub> exceeds 4.1V. t<sub>RECALL</sub> is measured from the point at which V<sub>CC</sub> exceeds 4.5V.


Note s: Noise on the  $\overline{E}$  pin or S pin may trigger multiple read cycles from the same address and abort the address sequence.

Note t: If the Chip Enable Pulse Width is less than telloy or tshoy (see READ CYCLE #2) but greater than or equal to telleh or tshound the data may not be valid at the end of the low pulse, however the STORE or RECALL will still be initiated.

Note u: W must be HIGH when E is LOW and S is high during the address sequence in order to initiate a nonvolatile cycle. G may be either HIGH or LOW throughout. Addresses #1 through #6 are found in the MODE SELECTION table. Address #6 determines whether the STK13C68 performs a STORE or RECALL.

Note v: E or S must be used to clock in the address sequence for the Software STORE and RECALL cycles.

## STORE/RECALL CYCLE U,V



# **DEVICE OPERATION**

The STK13C68 has two separate modes of operation: SRAM mode and nonvolatile mode. In SRAM mode, the memory operates as an ordinary static RAM. In nonvolatile operation, data is transferred from SRAM to EEPROM or from EEPROM to SRAM. In this mode SRAM functions are disabled.

#### **SRAM READ**

The STK13C68 performs a READ cycle whenever  $\overline{E}$  and  $\overline{G}$  are LOW while  $\overline{W}$  and S are HIGH. The address specified on pins  $A_{0-12}$  determines which of the 8192 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of  $t_{AVQV}$  (READ CYCLE #1). If the READ is initiated by S,  $\overline{E}$  or  $\overline{G}$ , the outputs will be valid at  $t_{SHQV}$ ,  $t_{ELQV}$  or  $t_{GLQV}$ , whichever is later (READ CYCLE #2). The data outputs will repeatedly respond to address changes within the  $t_{AVQV}$  access time without the need for transitions on any control input pins, and will remain valid until another address change or until  $\overline{E}$  or  $\overline{G}$  is brought HIGH or S or  $\overline{W}$  is brought LOW.

#### **SRAM WRITE**

A write cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are LOW and S is HIGH. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  go HIGH or S goes LOW at the end of the cycle. The data on pins DQ<sub>0-7</sub> will be written into the memory if it is valid  $t_{DVWH}$  before the end of a  $\overline{W}$  controlled WRITE or  $t_{DVEH}$  ( $t_{DVSL}$ ) before the end of an  $\overline{E}$  (S) controlled WRITE.

It is recommended that  $\overline{G}$  be kept HIGH during the entire WRITE cycle to avoid data bus contention on common I/O lines. If  $\overline{G}$  is left LOW, internal circuitry will turn off the output buffers  $t_{WLOZ}$  after  $\overline{W}$  goes LOW.

#### NONVOLATILE STORE

The STK13C68 STORE cycle is initiated by executing sequential READ cycles from six specific address locations. By relying on READ cycles only, the STK13C68 implements nonvolatile operation while remaining pin-for-pin compatible with standard 8Kx8 SRAMs. During the STORE cycle, an erase of the previous nonvolatile data is first performed, followed by a program of the nonvolatile elements. The program operation copies the SRAM data into nonvolatile elements. Once a STORE cycle is initiated, further input and output are disabled until the cycle is completed.

Because a sequence of reads from specific addresses is used for *STORE* initiation, it is important that no other read or write accesses intervene in the sequence or the sequence will be aborted and no *STORE* or

RECALL will take place.

To initiate the STORE cycle the following READ sequence must be performed:

Valid READ Valid READ
Valid READ
Valid READ
Valid READ
Valid READ
Initiate STORE Cycle

Once the sixth address in the sequence has been entered, the STORE cycle will commence and the chip will be disabled. It is important that READ cycles and not WRITE cycles be used in the sequence, although it is not necessary that  $\bar{G}$  be LOW for the sequence to be valid. After the t<sub>STORE</sub> cycle time has been fulfilled, the SRAM will again be activated for READ and WRITE operation.

### HARDWARE PROTECT

The STK13C68 offers hardware protection against inadvertent *STORE* cycles through V<sub>CC</sub> Sense. A *STORE* cycle will not be initiated, and one in progress will discontinue, if V<sub>CC</sub> goes below 4.1V. 4.1V is a typical, characterized value.

#### NONVOLATILE RECALL

A RECALL cycle of the EEPROM data into the SRAM is initiated with a sequence of READ operations in a manner similar to the STORE initiation. To initiate the RECALL cycle the following sequence of READ operations must be performed:

1.	Read address	0000 (hex)	Valid READ
2.	Read address	1555 (hex)	Valid READ
3.	Read address	0AAA (hex)	Valid READ
4.	Read address	1FFF (hex)	Valid READ
5.	Read address	10F0 (hex)	Valid READ
6.	Read address	0F0E (hex)	Initiate RECALL Cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The RECALL operation in no way alters the data in the EEPROM cells. The nonvolatile data can be recalled an unlimited number of times.

On power-up, once  $V_{CC}$  exceeds the  $V_{CC}$  sense voltage of 4.1V, a *RECALL* cycle is automatically initiated. The voltage on the  $V_{CC}$  pin must not drop below 4.1V once it has risen above it in order for the *RECALL* to operate properly. Due to this automatic *RECALL*, SRAM operation cannot commence until  $t_{RECALL}$  after  $V_{CC}$  exceeds 4.1V. 4.1V is a typical, characterized value.

## ORDERING INFORMATION

