www.DataSheet4U.com

# MC68HC705CT4

## General Release Specification

September 16, 1997

CSIC MCU Design Center
Austin, Texas

**freescale**
semiconductor

www.DataSheet4U.com

## General Release Specification

MOTOROLA

www.DataSheet4U.com

# List of Sections

**Freescale Semiconductor, Inc.**

Freescale Semiconductor, Inc.

**For More Information On This Product,
Go to: www.freescale.com**

# Table of Contents

## Section 1. General Description

## Section 2. Memory

## Section 3. Central Processing Unit

## Section 4. Interrupts

## Section 5. Resets

## Section 6. Operating Modes

## Section 7. Parallel Input/Output (I/O)

## Section 8. 16-Bit Timer

## Section 9. Synchronous Serial Interface (SSI)

## Section 10. Core Timer

## Section 11. Dual Phase-Locked Loop (PLL)

## Section 12. Pulse Width Modulator (PWM)

# Section 13. Comparators

# Section 14. Miscellaneous Register

# Section 15. EPROM

# Section 16. Instruction Set

## Section 17. Electrical Specifications

## Section 18. Mechanical Specifications

## Section 19. Ordering Information

# List of Figures

| Figure | Title | Page |
|--------|-------|------|

# List of Tables

www.DataSheet4U.com

Freescale Semiconductor, Inc.

MOTOROLA

www.DataSheet4U.com

General Release Specification — MC68HC705CT4

# Section 1.   General Description

## 1.1  Contents

## 1.2  Introduction

The MC68HC705CT4 is a 44-pin member of the M68HC05 Family that supports the cordless telephone applications. The memory map includes 5136 bytes of user EPROM, 240 bytes of boot ROM, and 256 bytes of RAM. The MCU has three 8-bit input/output (I/O) ports: A, B, C; and one 7-bit I/O, port D. Port C has pullup options and keyscan capability. The MC68HC705CT4 includes a bird core, a bird timer, a synchronous serial I/O (SSI), 16-bit timer, a dual 60-MHz phase-lock loop (PLL), and an on-chip computer operating properly (COP) watchdog circuit.

Features of the MC68HC705CT4 include:

- Low Cost

- HC05 Core

- 44-Pin Plastic Leaded Chip Carrier (PLCC) Package

- 10.24-MHz On-Chip Crystal Oscillator

- 2.048-MHz Internal CPU Speed

- 5136 Bytes of User EPROM

- 240 Bytes of Boot ROM

- 256 Bytes of On-Chip RAM

- 16-Bit Timer

- 31 Bidirectional I/O Lines

- Power-Saving Stop and Wait Modes

- Core Timer

- Dual 60-MHz PLL

- Simple Serial with Bidirectional Data (SSI)

- Keyscan Interrupt with Pullups on Port C

General Description

- Mask Options:
  – COP Watchdog Timer
  – Edge-Sensitive or Edge- and Level-Sensitive Interrupt Trigger
  – Port C Pullups for Keyscan
  – 1-Channel, 6-Bit Pulse Width Modulator (PWM)
- Three Comparators
- EPROM Security Feature

## 1.3  Mask Options

The mask options on the MC68HC705CT4 are handled by the eight EPROM bit mask option register (MOR). These options are:

- Six port C pullups
- The IRQ sensitivity
- COP enable/disable

*NOTE:*  *ROM versions of this device will have these options programmed by the factory.*

*NOTE:*  *A line over a signal name indicates an active-low signal. For example, $\overline{RESET}$ is active low.*

Freescale Semiconductor, Inc.



**Figure 1-1. MC68HC705CT4 Block Diagram**

**For More Information On This Product,
Go to: www.freescale.com**

Figure 1-2. 44-Lead PLCC Pinout

Figure 1-3. 44-Lead QFP Pinout

General Release Specification

General Description

www.DataSheet4U.com

## 1.4  Signal Description

The following paragraphs describe the signals.

### 1.4.1  $V_{DD}$ and $V_{SS}$

Power is supplied to the microcontroller's digital circuits using these two pins. $V_{DD}$ is the positive supply and $V_{SS}$ is ground.

### 1.4.2  $V_{DD2}$ and $V_{SS2}$

Power is supplied to noise-susceptible circuitry such as the phase-locked loop (PLL), comparators, and oscillators that require "cleaner" supplies using these two pins. $V_{DD2}$ is the positive supply and $V_{SS2}$ is ground.

### 1.4.3  Maskable Interrupt Request ($\overline{IRQ}$/$V_{PP}$)

This pin supplies the EPROM with the required programming voltage. In addition, this pin has a mask option as specified by the user that provides one of two different choices of interrupt triggering sensitivity. The options are:

1.  Negative edge-sensitive triggering only

2.  Both negative edge-sensitive and level-sensitive triggering

The microcontroller unit (MCU) completes the current instruction before it responds to the interrupt request. When $\overline{IRQ}$ goes low for at least one $t_{ILIH}$, a logic 1 is latched internally to signify that an interrupt has been requested. When the MCU completes its current instruction, the interrupt latch is tested. If the interrupt latch contains a logic 1 and the interrupt mask bit (I bit) in the condition code register is clear, the MCU then begins the interrupt sequence.

If the option is selected to include level-sensitive triggering, the $\overline{IRQ}$ input requires an external resistor to $V_{DD}$ for wire-OR operation.

The $\overline{\text{IRQ}}$ pin contains an internal Schmitt trigger as part of its input to improve noise immunity.

**NOTE:**    *The voltage on the $\overline{\text{IRQ}}$ pin affects the mode of operation. See* **Section 6. Operating Modes***.*

**CAUTION:**    *Port C interrupt is an external interrupt provided by port C that is generated when the part comes out of reset. Therefore, an interrupt is pending that is not being serviced until the CLI instruction is executed. This interrupt is produced because the state of mask option register (MOR) is not known until a few clock cycles after the part comes out of reset.  After this interrupt occurs, normal operation resumes, unless the part is put in reset again.*

### 1.4.4  OSC1 and OSC2

These pins provide control input for an on-chip clock oscillator circuit that drives the PLL reference source. A crystal resonator, a ceramic resonator, or an external signal connects to these pins providing a system clock. The oscillator frequency is selectable between 5 or 40 times the internal bus rate. Typical oscillator configurations and component values are shown in **Figure 1-4**. The manufacturer of the crystal should be consulted, since actual component values are dependent on the type of crystal used.

**(a) Crystal/Ceramic Resonator Oscillator Connections**

**(b) External Clock Source Connections**

**Figure 1-4. Oscillator Connections**

---

### 1.4.5  Reset ($\overline{\text{RESET}}$)

This active-low pin is used to reset the MCU to a known startup state by pulling $\overline{\text{RESET}}$ low. The $\overline{\text{RESET}}$ pin contains an internal Schmitt trigger as part of its input to improve noise immunity. See **Section 5. Resets**.

### 1.4.6  Port A (PA0–PA7)

These eight I/O lines comprise port A. The state of any pin is software programmable, and all port A lines are configured as input during power-on or reset.

### 1.4.7  Port B (PB0–PB7)

These eight I/O lines comprise port B. The state of any pin is software programmable and all port B lines are configured as input during power-on or reset.

### 1.4.8  Port C (PC0–PC7/PWM)

These eight I/O lines comprise port C. All port C lines are configured as input during power-on or reset. Port C has pullup devices and interrupt capability by pin; however, the state of any pin is determined by the user at the time of code submission. For a detailed description of I/O programming, refer to **7.7 Input/Output Port Pin Programming**. PC7 is shared with the output of the pulse-width modulation (PWM) function.

### 1.4.9  Port D (PD0/CMP3+, PD1/CMP1–, PD2/CMP12+, PD3/CMP2–, PD4/SDIO, PD5/SCK, and PD6/TCMP)

These seven port lines comprise port D. The state of any pin is software programmable and the lines are configured as input during power-on or reset.   PD4 and PD5 are shared with the SSI subsystem, PD6 is shared with the 16-bit timer subsystem, and PD0–PD3 are shared with the comparators. For a detailed description on I/O programming, refer to **7.7 Input/Output Port Pin Programming**.

### 1.4.10  TCAP

This pin is used for the16-bit timer input capture operation. Depending on the value of the IEDG bit in the timer control register (TCR), the appropriate level of transition on TCAP will be monitored. When the correct level of transition has occurred, the free-running counter will be transferred to the input capture register.

### 1.4.11  FinT and FinR

These pins are inputs to the PLL transmit and the receive counters, respectively. They typically are driven by the loop VCO and are also AC-coupled. The minimum input signal level is 200 mV peak to peak @ 60.0 MHz.

### 1.4.12  PDoutT and PDoutR

These PLL pins are 3-state outputs of the transmit and receive phase detectors, respectively, for use as either loop error signals or phase detector signals.

**Freescale Semiconductor, Inc.**

**For More Information On This Product,
Go to: www.freescale.com**

# Section 2.   Memory

## 2.1  Contents

## 2.2  Introduction

This section describes the organization of the on-chip memory. The MC68HC705CT4 8-Kbyte memory map is shown in **Figure 2-1** and the input/output (I/O) registers in **Figure 2-2**.

## 2.3  Memory Map

The MC68HC705CT4 has an 8-Kbyte memory map consisting of user eraseable programmable read-only memory (EPROM), random-access memory (RAM), bootloader ROM, and I/O.

## 2.4  Eraseable Programmable Read-Only Memory (EPROM)

The user EPROM consists of 5120 bytes of EPROM located from $0B00 to $1EFF and 16 bytes of user vectors located from $1FF0 to $1FFF.

The bootloader ROM and vectors are located from $1F01 to $1FEF.

Twelve of the user vectors, $1FF4–$1FFF, are dedicated to reset and interrupt vectors. The four remaining locations — $1FF0, $1FF1, $1FF2,

and $1FF3 — are general-purpose user EPROM locations. Location $1F00 is the mask option register (MOR).

The contents of the EPROM cannot be prevented from being viewed externally, since security is not incorporated into the MC68HC705CT4.

## 2.5 Random-Access Memory (RAM)

The user RAM consists of 256 bytes of a shared stack area. The RAM starts at address $0030 and ends at address $012F. The stack begins at address $00FF. The stack pointer can access 64 bytes of RAM in the range $00FF to $00C0.

*NOTE:* *Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.*

| | | | | | | |
|---|---|---|---|---|---|---|
| $0000 | I/O 35 Bytes | | $0000 | Ports 8 Bytes | Port A Data Register | $00 |

| Address | Block | | Address | Block | Register | Reg |
|---|---|---|---|---|---|---|
| $0000 | I/O 35 Bytes | | $0000 | Ports 8 Bytes | Port A Data Register | $00 |
| $0022 | | | | | Port B Data Register | $01 |
| $0023 | Reserved 13 Bytes | | | Core Timer 2 Bytes | Port C Data Register | $02 |
| $002F | | | | | Port D Data Register | $03 |
| $0030 | RAM 208 Bytes | | | PLL 8 Bytes | Port A Data Direction Register | $04 |
| | | | | | Port B Data Direction Register | $05 |
| | | | | | Port C Data Direction Register | $06 |
| | | | | EPROM Programming 1 Byte | Port D Data Direction Register | $07 |
| $00C0 | Stack 64 Bytes | | | | Core Timer Control/Status Register | $08 |
| $00FF | | | | Timer 10 Bytes | Core Timer Counter Register | $09 |
| $0100 | RAM 48 Bytes | | | | PLL Control Register | $0A |
| $012F | | | | | PLL Ref. Counter MSB | $0B |
| $0130 | Unused 2512 Bytes | | | SSI 3 Bytes | PLL Ref. Counter LSB | $0C |
| | | | | | Tx PLL MSB | $0D |
| | | | | Reserved | Tx PLL LSB | $0E |
| $0AFF | | | | | Rx PLL MSB | $0F |
| $0B00 | | | | PWM 1 Byte | Rx PLL LSB | $10 |
| | User EPROM 5120 Bytes | | | Miscellaneous 1 Byte | EPROM Programming Register | $11 |
| | | | | | Timer Control Register | $12 |
| | | | $0022 | Comparators 1 Byte | Timer Status Register | $13 |
| | | | | | Input Capture MSB | $14 |
| | | | | | Input Capture LSB | $15 |
| | | | | | Output Compare MSB | $16 |
| $1EFF | | | | | Output Compare LSB | $17 |
| $1F00 | Mask Option Register | | | | Counter MSB | $18 |
| $1F01 | Boot ROM 240 Bytes | | | | Counter LSB | $19 |
| | | | | | Alternate Counter MSB | $1A |
| $1FEF | | | | | Alternate Counter LSB | $1B |
| $1FF0 | EPROM User Vectors 16 Bytes | | | | SSI Status Register | $1C |
| $1FFF | | | | | SSI Data Register | $1D |
| | | | | | SSI Control Register | $1E |
| | | | | | Reserved | $1F |
| | | | | | PWM Data Register | $20 |
| | | | | | Miscellaneous Register | $21 |
| | | | | | Comparator Control/Status Register | $22 |

**Figure 2-1. MC68HC705CT4 8-K Memory Map**

**Freescale Semiconductor, Inc.**

| Addr | Register Name | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------------|-------|---|---|---|---|---|---|---|
| $00 | Port A Data Register | | | | | | | | |
| $01 | Port B Data Register | | | | | | | | |
| $02 | Port C Data Register | | | | | | | | |
| $03 | Port D Data Register | 0 | | | | | | | |
| $04 | Port A Data Direction Register | | | | | | | | |
| $05 | Port B Data Direction Register | | | | | | | | |
| $06 | Port C Data Direction Register | | | | | | | | |
| $07 | Port D Data Direction Register | 0 | | | | | | | |
| $08 | Timer Control and Status Register | CTOF | RTIF | TOFE | RTIE | TOFC | RTFC | RT1 | RT0 |
| $09 | Timer Counter Register | | | | | | | | |
| $0A | PLL Control Register | 0 | TLOCK | RLOCK | REFON | TXON | RXON | PLS1 | PLS0 |
| $0B | PLL Reference Counter — MSB | 0 | 0 | 0 | 0 | | | | |
| $0C | PLL Reference Counter — LSB | | | | | | | | |
| $0D | PLL Transmit Counter — MSB | | | | | | | | |
| $0E | PLL Transmit Counter — LSB | | | | | | | | |
| $0F | PLL Receive Counter — MSB | | | | | | | | |
| $10 | PLL Receive Counter — LSB | | | | | | | | |
| $11 | Programming Register | MORON | EPTST | MBE | TS1 | TS0 | LATCH | 0 | EPGM |
| $12 | Timer Control Register | ICIE | OCIE | TOIE | 0 | 0 | TON | IEDGE | OLVL |
| $13 | Timer Status Register | ICF | OCF | 0 | 0 | 0 | 0 | 0 | 0 |
| $14 | Timer Input Capture — MSB | | | | | | | | |
| $15 | Timer Input Capture — LSB | | | | | | | | |
| $16 | Timer Output Compare — MSB | | | | | | | | |
| $17 | TImer Output Compare — LSB | | | | | | | | |
| $18 | Timer Counter — MSB | | | | | | | | |
| $19 | Timer Counter — LSB | | | | | | | | |
| $1A | Timer Alternate Counter — MSB | | | | | | | | |
| $1B | TImer Alternate Counter — LSB | | | | | | | | |

**Figure 2-2. I/O Registers**

| Addr | Register Name | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------------|-------|---|---|---|---|---|---|---|
| $1C | SSI Status Register | SF | DCOL | 0 | 0 | 0 | 0 | 0 | 0 |
| $1D | SSI Data Register | | | | | | | | |
| $1E | SSI Control Register | SIE | SE | LSBF | MSTR | CPOL | T/R | SR1 | SR0 |
| $1F | Mask Option Register | PC7PU | PC6PU | PC5PU | PC4PU | PC23PU | PC01PU | IRQ | COP |
| $20 | PWM Data Register | 0 | 0 | | | | | | |
| $21 | Miscellaneous Register | 0 | 0 | 0 | 0 | SPEED | COE | PWME | 0 |
| $22 | Comparator Control/Status Register | CMP3 | CMP2 | CMP1 | CM3IE | CM3IC | CEN3 | CEN2 | CEN1 |

**Figure 2-2. I/O Registers (Continued)**

**Freescale Semiconductor, Inc.**

**For More Information On This Product,**
**Go to: www.freescale.com**

# Section 3.   Central Processing Unit

## 3.1  Contents

## 3.2  Introduction

The MCU contains five registers as shown in **Figure 3-1**. The interrupt stacking order is shown in **Figure 3-2**.



Figure 3-1. Programming Model

NOTE: Since the stack pointer decrements during pushes, the PCL is stacked first, followed by PCH, etc. Pulling from the stack is in the reverse order.

**Figure 3-2. Stacking Order**

## 3.3 Accumulator

The accumulator (A) is a general-purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



## 3.4 Index Register

The index register (X) is an 8-bit register used for the indexed addressing value to create an effective address. The index register may also be used as a temporary storage area.



General Release Specification

MC68HC705CT4 — Rev. 2.0

Central Processing Unit

## 3.5  Condition Code Register

The condition code register (CCR) is a 5-bit register in which the H, N, Z, and C bits are used to indicate the results of the instruction just executed, and the I bit is used to enable interrupts. These bits can be tested individually by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs.

CCR

| H | I | N | Z | C |
|---|---|---|---|---|

Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

Interrupt (I)

When this bit is set, the timer and external interrupt are masked (disabled). If an interrupt occurs while this bit is set, the interrupt is latched and processed as soon as the I bit is cleared.

Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative.

Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit also is affected during bit test and branch instructions and during shifts and rotates.

## 3.6  Stack Pointer

The stack pointer contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set to location $00FF. The stack pointer then is decremented as data is pushed onto the stack and incremented as data is pulled from the stack.

When accessing memory, the seven most significant bits (MSB) are permanently set to 0000011. These seven bits are appended to the six least significant register bits to produce an address within the range of $00FF to $00C0. Subroutines and interrupts may use up to 64 (decimal) locations. If 64 locations are exceeded, the stack pointer wraps around and loses the previously stored information. A subroutine call occupies two locations on the stack; an interrupt uses five locations.

| 12 | | | | | 7 | | | | 0 |
|---|---|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | | SP | |

## 3.7  Program Counter (PC)

The program counter is a 13-bit register that contains the address of the next byte to be fetched.  .

| 12 | 0 |
|---|---|
| | PC |

> **NOTE:**   *The HC05 CPU core is capable of addressing 16-bit locations. For this implementation, however, the addressing registers are limited to an 8-Kbyte memory map*

General Release Specification — MC68HC705CT4

# Section 4.   Interrupts

## 4.1  Contents

## 4.2  Introduction

The MCU can be interrupted seven different ways:

1.  Nonmaskable software interrupt instruction (SWI)

2.  External asynchronous interrupt ($\overline{\text{IRQ}}$)

3.  External interrupt via IRQ on PC0–PC7

4.  Internal 16-bit timer interrupt (TIMER)

5.  Internal synchronous serial interface (SSI) interrupt

6.  Internal core timer interrupt

7.  Comparator 3

## 4.3  CPU Interrupt Processing

Interrupts cause the processor to save register contents on the stack and to set the interrupt mask (I bit) to prevent additional interrupts. Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted, but are considered pending until the current instruction is complete.

If interrupts are not masked (I bit in the CCR is clear) and the corresponding interrupt enable bit is set, the processor will proceed with interrupt processing. Otherwise, the next instruction is fetched and executed. If an interrupt occurs, the processor completes the current instruction, stacks the current CPU register states, sets the I bit to inhibit further interrupts, and finally checks the pending hardware interrupts. If more than one interrupt is pending after the stacking operation, the interrupt with the highest vector location shown in **Table 4-1** will be serviced first. The SWI is executed the same as any other instruction, regardless of the I-bit state.

When an interrupt is to be processed, the CPU fetches the address of the appropriate interrupt software service routine from the vector table at locations $1FF4–$1FFF as defined in **Table 4-1**.

**Table 4-1. Vector Address for Interrupts and Reset**

| Register | Flag Name | Interrupt | CPU Interrupt | Vector Address |
|----------|-----------|-----------|---------------|----------------|
| N/A | N/A | Reset | RESET | $1FFE–$1FFF |
| N/A | N/A | Software | SWI | $1FFC–$1FFD |
| CMCSR | CMP3 | CMP3, External Interrupts* | CMP3/IRQ | $1FFA–$1FFB |
| TSR | OCF, ICF, TOF | 16-bit Timer Interrupts | TIMER | $1FF8–$1FF9 |
| SSSR | SSIF | SSI Interrupt | SSI | $1FF6–$1FF7 |
| CTCSR | TOFE, RTIE | Core Timer Interrupts | TIMER, RTI | $1FF4–$1FF5 |

* External interrupts include IRQ and PORTC sources.

The M68HC05 CPU does not support interruptible instructions. The maximum latency to the first instruction of the interrupt service routine must include the longest instruction execution time plus stacking overhead.

Latency = (Longest instruction execution time + 10) x $t_{cyc}$ seconds

A return-to-interrupt (RTI) instruction is used to signify when the interrupt software service routine is completed. The RTI instruction causes the register contents to be recovered from the stack and normal processing to resume at the next instruction that was to be executed when the interrupt took place. **Figure 4-1** shows the sequence of events that occurs during interrupt processing.

## 4.4 Reset Interrupt Sequence

The reset function is not in the strictest sense an interrupt; however, it is acted upon in a similar manner as shown in **Figure 4-1**. A low-level input on the $\overline{RESET}$ pin or an internally generated RST signal causes the program to vector to its starting address, which is specified by the contents of memory locations $1FFE and $1FFF. The I bit in the condition code register is also set. The MCU is configured to a known state during this type of reset as described in **4.3 CPU Interrupt Processing**.

## 4.5 Software Interrupt (SWI)

The SWI is an executable instruction and a nonmaskable interrupt since it is executed regardless of the state of the I bit in the CCR. If the I bit is zero (interrupts enabled), the SWI instruction executes after interrupts that were pending before the SWI was fetched or before interrupts generated after the SWI was fetched. The interrupt service routine address is specified by the contents of memory locations $1FFC and $1FFD.

www.DataSheet4U.com

Freescale Semiconductor, Inc.



**Figure 4-1. Interrupt Processing Flowchart**

## 4.6  Hardware Interrupts

All hardware interrupts except $\overline{\text{RESET}}$ are maskable by the I bit in the CCR. If the I bit is set, all hardware interrupts (internal and external) are disabled. Clearing the I bit enables the hardware interrupts. The two types of hardware interrupts are explained in the following sections.

## 4.7  External Interrupt (IRQ)

The $\overline{\text{IRQ}}$ pin provides an asynchronous interrupt to the CPU. A block diagram of the IRQ function is shown in **Figure 4-2**.

*NOTE:*     *The BIH and BIL instructions will apply only to the level on the $\overline{\text{IRQ}}$ pin itself, and not to the output of the logic OR function with the port C IRQ interrupts. The state of the individual port C pins can be checked by reading the appropriate port C pins as inputs.*



**Figure 4-2. IRQ Function Block Diagram**

The $\overline{\text{IRQ}}$ pin is one source of an external interrupt. All port C pins (PC0–PC7) act as other external interrupt sources if the keyscan feature is enabled as specified by the user.

When edge sensitivity is selected for the IRQ interrupt, it is sensitive to:

•   Falling edge on the $\overline{\text{IRQ}}$ pin

•   Falling edge on any port C pin with keyscan enabled

When edge and level sensitivity is selected for the IRQ interrupt, it is sensitive to the following cases:

- Low level on the $\overline{\text{IRQ}}$ pin

- Falling edge on the $\overline{\text{IRQ}}$ pin

- Falling edge or low level on any port C pin with keyscan enabled

## 4.8  External Interrupt Timing

If the interrupt mask bit (I bit) of the CCR is set, all maskable interrupts (internal and external) are disabled. Clearing the I bit enables interrupts. The interrupt request is latched immediately following the falling edge of the $\overline{\text{IRQ}}$ source. The interrupt request is then synchronized internally and serviced as specified by the contents of $1FFA and $1FFB.

Either a level-sensitive and edge-sensitive trigger or an edge-sensitive-only trigger is available via the mask programmable option for the $\overline{\text{IRQ}}$ pin.

## 4.9  16-Bit Timer Interrupt

Three different timer interrupt flags cause a timer interrupt whenever they are set and enabled. The interrupt flags are in the timer status register (TSR), and the enable bits are in the timer control register (TCR). Any of these interrupts vector to the same interrupt service routine, located at the address specified by the contents of memory locations $1FF8 and $1FF9.

## 4.10  SSI Interrupt

Two different synchronous serial interrupt (SSI) flags cause an SSI interrupt whenever they are set and enabled. The interrupt flags are in the SSI status register (SSSR), and the enable bits are in the SSI control register (SSCR). Either of these interrupts vector to the same interrupt service routine, located at the address specified by the contents of memory locations $1FF6 and $1FF7.

## 4.11  Core Timer Interrupt

This timer can create two types of interrupts. A timer overflow interrupt occurs whenever the 8-bit timer rolls over from $FF to $00 and the enable bit TOFE is set. A real-time interrupt occurs whenever the programmed time elapses and the enable bit RTIE is set.   Either of these interrupts vector to the same interrupt service routine, located at the address specified by the contents of memory locations $1FF4 and $1FF5.

## 4.12  Comparator 3 Interrupt

Comparator 3 can create an interrupt when its output (CMP3) gets set and the enable bit CM3IE is set. The interrupt service routine is located at the address specified by the contents of memory locations $1FFA and $1FFB.

General Release Specification

**For More Information On This Product,**
**Go to: www.freescale.com**

Freescale Semiconductor, Inc.

Interrupts

**For More Information On This Product,**
**Go to: www.freescale.com**

# Section 5.  Resets

## 5.1  Contents

## 5.2  Introduction

The MCU can be reset from four sources: one external input and three internal restart conditions. The $\overline{\text{RESET}}$ pin is an input with a Schmitt trigger as shown in **Figure 5-1**. All the internal peripheral modules will be reset by the internal reset signal (RST). Refer to **Figure 5-2** for reset timing detail.

## 5.3  External Reset ($\overline{\text{RESET}}$)

The $\overline{\text{RESET}}$ pin is the only external source of a reset. This pin is connected to a Schmitt trigger input gate to provide an upper and lower threshold voltage separated by a minimum amount of hysteresis. This external reset occurs whenever the $\overline{\text{RESET}}$ pin is pulled below the lower threshold and remains in reset until the $\overline{\text{RESET}}$ pin rises above the upper threshold. This active-low input will generate the RST signal and

reset the CPU and peripherals. Termination of the external RESET input or the internal COP watchdog reset are the only reset sources that can alter the operating mode of the MCU.

*NOTE:* *Activation of the RST signal is generally referred to as reset of the device, unless otherwise specified.*



**Figure 5-1. Reset Block Diagram**

**Figure 5-2. RESET and POR Timing Diagram**

NOTES:
1. Internal timing signal and bus information not available externally
2. OSC1 line is not meant to represent frequency. It is only used to represent time.
3. The next rising edge of the internal processor clock following the rising edge of $\overline{\text{RESET}}$ initiates the reset sequence.
4. $V_{DD}$ must fall to a level lower than $V_{POR}$ to be recognized as a power-on reset.

MC68HC705CT4 — Rev. 2.0

General Release Specification

www.DataSheet4U.com

## 5.4  Internal Resets

The three internally generated resets are the initial power-on reset function, the COP watchdog timer reset, and the illegal address detector. Termination of the external $\overline{RESET}$ input or the internal COP watchdog timer are the only reset sources that can alter the operating mode of the MCU. The other internal resets do not have any effect on the mode of operation when their reset state ends.

### 5.4.1  Power-On Reset (POR)

The internal POR is generated on power-up to allow the clock oscillator to stabilize. The POR is strictly for power turn-on conditions and is not able to detect a drop in the power supply voltage (brown-out). There is an oscillator stabilization delay of 4064 internal processor bus clock cycles (PH2) after the oscillator becomes active.

The POR generates the RST signal that resets the CPU. If any other reset function is active at the end of this 4064-cycle delay, the RST signal remains in the reset condition until the other reset condition(s) end. During the POR, the $\overline{RESET}$ pin is forced low.

### 5.4.2  Computer Operating Properly Reset (COPR)

The MCU contains a watchdog timer that automatically times out if not reset (cleared) within a specific time by a program reset sequence. If the COP watchdog timer is allowed to time out, an internal reset is generated to reset the MCU. Regardless of an internal or external RESET, the MCU comes out of a COP reset according to the standard rules of mode selection.

The COP reset function is enabled or disabled by a mask option and is verified during production testing.

#### 5.4.2.1 Resetting the COP

Writing a zero to the COPF bit prevents a COP reset. This action resets the counter and begins the timeout period again. The COPF bit is bit 0

General Release Specification

MC68HC705CT4 — Rev. 2.0

of address $1FF0. A read of address $1FF0 returns user data programmed at that location.

### 5.4.2.2 COP During Wait Mode

The COP continues to operate normally during wait mode. The software should pull the device out of wait mode periodically and reset the COP by writing to the COPF bit to prevent a COP reset.

### 5.4.2.3 COP During Stop Mode

When the stop enable mask option is selected, stop mode disables the oscillator circuit and thereby turns the clock off for the entire device. When STOP is executed, the COP counter will hold its current state. If a reset is used to exit stop mode, the COP counter is reset and held until 4064 POR cycles are completed, at that time, counting will begin. If an external IRQ is used to exit stop mode, the COP counter does not wait for the completion of the 4064 POR cycles but it does count these cycles. It is recommended, therefore, that the COP is fed before executing the STOP instruction.

### 5.4.2.4 COP Watchdog Timer Considerations

The COP watchdog timer is active in all modes of operation if enabled by a mask option. If the COP watchdog timer is selected by a mask option, any execution of the STOP instruction (either intentional or inadvertent due to the CPU being disturbed) causes the oscillator to halt and prevent the COP watchdog timer from timing out. If the COP watchdog timer is selected by a mask option, the COP resets the MCU when it times out. Therefore, it is recommended that the COP watchdog is **disabled** for a system that must have intentional uses of the wait mode for periods longer than the COP timeout period.

The recommended interactions and considerations for the COP watchdog timer, STOP instruction, and WAIT instruction are summarized in **Table 5-1**.

### Table 5-1. COP Watchdog Timer Recommendations

| IF the following conditions exist: | THEN the COP Watchdog Timer should be: |
| --- | --- |
| **WAIT Time** | |
| WAIT Time less than COP Timeout | Enable or Disable COP by Mask Option |
| WAIT Time **More than** COP Timeout | Disable COP by Mask Option |
| Any length WAIT Time | Disable COP by Mask Option |

*5.4.2.5 COP Register*

The COP register is shared with the MSB of an unimplemented user interrupt vector as shown in **Figure 5-3**. Reading this location returns whatever user data has been programmed at this location. Writing a zero to the COPR bit in this location clears the COP watchdog timer.

| Addr | Register Name | | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
| --- | --- | --- | --- | --- | --- | --- | --- | --- | --- | --- |
| $1FF0 | Unimplemented Vector and COP Watchdog Timer | Read: | X | X | X | X | X | X | X | X |
| | | Write: | | | | | | | | COPR |

☐ = Unimplemented

**Figure 5-3. COP Watchdog Timer Location**

### 5.4.3 Illegal Address

An illegal address reset is generated when the CPU attempts to fetch an instruction from either unimplemented address space ($0130 to $0AFF) or I/O address space ($0000 to $002F).

General Release Specification

MC68HC705CT4 — Rev. 2.0

# Section 6.  Operating Modes

## 6.1  Contents

## 6.2  Introduction

The MCU has two modes of operation: single-chip mode and bootloader mode with two oscillator options. **Table 6-1** shows the conditions required to go into each mode.

**Table 6-1. Operating Mode Conditions**

| | RESET | IRQ | PB1 | PD5 | MODE |
|---|---|---|---|---|---|
| $V_{TST} = 2 \times V_{DD}$ | ⌐ | $V_{SS}–V_{DD}$ | $V_{SS}–V_{DD}$ | $V_{SS}–V_{DD}$ | Single-Chip |
| | | $V_{TST}$ | $V_{DD}$ | $V_{SS}$ | Self-Check |

www.DataSheet4U.com

## 6.3 Single-Chip Mode

In single-chip mode, the address and data buses are not available externally, but there are three 8-bit input/output (I/O) ports and one 7-bit I/O port. This mode allows the MCU to function as a self-contained microcontroller, with maximum use of the pins for on-chip peripheral functions. All address and data activity occurs within the MCU. Single-chip mode is entered on the rising edge of $\overline{\text{RESET}}$ if the $\overline{\text{IRQ}}$/V$_{PP}$ pin is within normal operating range.

**Figure 6-1. Single-Chip Mode Pinout of the MC68HC705CT4**

**For More Information On This Product,**
**Go to: www.freescale.com**

www.DataSheet4U.com

## 6.4  Bootloader Mode

Bootloader mode is entered upon the rising edge of $\overline{\text{RESET}}$ if the $\overline{\text{IRQ}}$ is at $V_{TST}$ and the PB1 pin is at logic one. The bootloader code resides in the ROM from $1F01 to $1FEF. This program handles copying of user code from an external EPROM into the on-chip EPROM. The bootload function does not have to be done from an external EPROM, but it may be done from a host. (See **Section 15. EPROM**.)

## 6.5  Low-Power Modes

The following paragraphs describe the low-power modes.

### 6.5.1  Stop Mode

The STOP instruction places the MCU in its lowest power-consumption mode. In stop mode, the internal oscillator is turned off, halting all internal processing, including timer operation.

During stop mode, the CTCSR ($08) bits are altered to remove any pending timer interrupt request and to disable any further timer interrupts. The timer prescaler is cleared. The I bit in the CCR is cleared to enable external interrupts. All other registers and memory remain unaltered. All input/output lines remain unchanged. The processor can be brought out of stop mode only by an external interrupt or reset.

### 6.5.2  Stop Recovery

The processor can be brought out of the stop mode only by an external interrupt or $\overline{\text{RESET}}$. See **Figure 6-2**.

### 6.5.3  Wait Mode

The WAIT instruction places the MCU in a low power-consumption mode, but the wait mode consumes more power than the stop mode. All CPU action is suspended, but the core timer, the oscillator, and any enabled module remain active. Any interrupt or reset will cause the MCU to exit the wait mode. The user must shut off subsystems to reduce power consumption. WAIT current specifications assume CPU operation only and do not include current consumption by any other subsystems.

NOTES:
1.  Represents the internal gating of the OSC1 pin
2.  $\overline{IRQ}/V_{PP}$ pin edge-sensitive mask option
3.  $\overline{IRQ}/V_{PP}$ pin level- and edge-sensitive mask option

**Figure 6-2. Stop Recovery Timing Diagram**

**For More Information On This Product,**
**Go to: www.freescale.com**

During wait mode, the I bit in the CCR is cleared to enable interrupts. All other registers, memory, and input/output lines remain in their previous state. The timer may be enabled to allow a periodic exit from wait mode.

### 6.5.4 Low-Power Wait

When the wait mode is entered by executing the WAIT instruction, the oscillator divider changes from a divide-by-5 to a divide-by-40 (additional divide-by-8) to lower the wait current. As a result, this gives a CPU clock rate of 256 kHz if the oscillator is running with a 10.24-MHz crystal. The oscillator divide-by-5 or divide-by-40 option is also controlled by the speed bit located in the miscellaneous control register ($21). **Section 14. Miscellaneous Register**. When returning from wait mode via an interrupt, the OSC rate prior to entering wait mode is restored.

**Figure 6-3. STOP/WAIT Flowchart**

# Section 7. Parallel Input/Output (I/O)

## 7.1 Contents

## 7.2 Introduction

In user mode 31 lines are arranged as one 7-bit and three 8-bit ports. Most of these port pins are programmable as either inputs or outputs under software control of the data direction registers, though some are input only.

**NOTE:**    *To avoid a glitch on the output pins, write data to the I/O port data register before writing a logic 1 to the corresponding data direction register.*

## 7.3 Port A

Port A is an 8-bit bidirectional port that does not share any of its pins with other subsystems. The port A data register is at $0000 and the data direction register (DDR) is at $0004. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a logic 1 to a DDR bit sets the corresponding port bit to output mode.

## 7.4 Port B

Port B is an 8-bit bidirectional port. The port B data register is at $0001 and the data direction register (DDR) is at $0005. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a logic 1 to a DDR bit sets the corresponding port bit to output mode.

## 7.5 Port C

Port C is an 8-bit bidirectional port. The port C data register is at $0002 and the data direction register (DDR) is at $0006. Reset does not affect the data registers, but clears the data direction registers, thereby returning the ports to inputs. Writing a logic 1 to a DDR bit sets the corresponding port pin to output mode. Each of the port C pins has an optional pullup device. When the DDR bit is cleared and the pullup device is enabled, the pin will be a pullup *and* an interrupt pin. The edge- or edge- and level-sensitivity of the $\overline{\text{IRQ}}$ pin also pertains to the enabled port C pins. Care needs to be taken when using port C pins that have the pullup enabled. Before switching from an output to an input, the data should be preconditioned to a logic 1 to prevent an interrupt from occurring. Port C bit 7 is also shared with the PWM output. When PC7 is used as the PWM output, its pullup option should not be selected (see **Figure 7-1**).



**Figure 7-1. Port C Pullup Option**

## 7.6 Port D

Port D is a 7-bit bidirectional port. Two of its pins are shared with the SSI subsystem, four are shared with the comparators, and one is shared with the timer. During reset, all seven bits become valid input ports because all special function output drivers associated with the timer and SSI subsystems are disabled.

## 7.7 Input/Output Port Pin Programming

Port pins may be programmed as inputs or outputs under software control. The direction of the pins is determined by the state of the corresponding bit in the port data direction register (DDR). Each I/O port has an associated DDR. Any I/O port pin is configured as an output if its corresponding DDR bit is set to a logic one. A pin is configured as an input if its corresponding DDR bit is cleared to a logic 0.

At power-on or reset, all DDRs are cleared, which configures all pins as inputs. The data direction registers are capable of being written to or read by the processor. During the programmed output state, a read of the data register actually reads the value of the output data latch and not the I/O pin.

Refer to **Table 7-1** and to **Figure 7-2** for additional information.

**Table 7-1. I/O PIn Functions**

| R/$\overline{W}$ | DDR | I/O Pin Functions |
|:---:|:---:|:---|
| 0 | 0 | The I/O pin is in input mode. Data is written into the output data latch. |
| 0 | 1 | Data is written into the output data latch and output to the I/O pin. |
| 1 | 0 | The state of the I/O pin is read. |
| 1 | 1 | The I/O pin is in an output mode. The output data latch is read. |

MC68HC705CT4 — Rev. 2.0

General Release Specification

**Freescale Semiconductor, Inc.**



**Figure 7-2. I/O Circuitry**

# Section 8.   16-Bit Timer

## 8.1  Contents

## 8.2  Introduction

The timer consists of a 16-bit, free-running counter driven by a fixed divide-by-four prescaler. This timer can be used for many purposes, including input waveform measurements, while simultaneously generating an output waveform. Pulse widths can vary from several microseconds to many seconds.

Because the timer has a 16-bit architecture, each specific functional segment (capability) is represented by two registers. These registers contain the high and low byte of that functional segment. Access of the high byte inhibits that specific timer function until the low byte is also accessed.

**NOTE:**    *The I bit in the CCR should be set while manipulating both the high and low byte registers of a specific timer function to ensure that an interrupt does not occur.*

www.DataSheet4U.com

**Freescale Semiconductor, Inc.**

## 8.3  Counter Register

The key element in the programmable timer is a 16-bit, free-running counter or counter register, preceded by a prescaler that divides the internal processor clock by four. The prescaler gives the timer a resolution of 2.0 microseconds if the internal bus clock is 2.0 MHz. The counter is incremented during the low portion of the internal bus clock. Software can read the counter at any time without affecting its value.

The double-byte, free-running counter can be read from either of two locations, $18–$19 (counter register) or $1A–$1B (counter alternate register). If a read of the free-running counter or counter alternate register is from the least significant byte (LSB) ($19, $1B), the LSB receives the count value at the time of the read. If a read of the free-running counter or counter alternate register first addresses the most significant byte (MSB) ($18, $1A), the LSB ($19, $1B) is transferred to a buffer. This buffer value remains fixed after the first MSB read, even if the user reads the MSB several times. This buffer is accessed when reading the free-running counter or counter alternate register LSB ($19 or $1B) and, thus, completes a read sequence of the total counter value. In reading either the free-running counter or counter alternate register, if the MSB is read, the LSB also must be read to complete the sequence.

The counter alternate register differs from the counter register in one respect: a read of the counter register MSB can clear the timer overflow flag (TOF). Therefore, the counter alternate register can be read at any time without the possibility of missing timer overflow interrupts due to clearing of the TOF.

**Figure 8-1. 16-Bit Timer Block Diagram**

The free-running counter is configured to $FFFC during reset and is a read-only register but only when the timer is enabled. During a power-on reset, the counter is also preset to $FFFC and begins running only after the TON bit in the TIMER control register is set. Because the free-running counter is 16 bits preceded by a fixed divided-by-four prescaler, the value in the free-running counter repeats every 262,144 internal bus clock cycles. When the counter rolls over from $FFFF to $0000, the TOF bit is set. An interrupt can also be enabled when counter roll-over occurs by setting its interrupt enable bit (TOIE).

**NOTE:**    *The I bit in the CCR should be set while manipulating both the high and low byte registers of a specific timer function to ensure that an interrupt does not occur.*

---

## 8.4  Output Compare Register

The 16-bit output compare register is made up of two 8-bit registers at locations $16 (MSB) and $17 (LSB). The output compare register is used for several purposes, such as indicating when a period of time has elapsed. All bits are readable and writable and are not altered by the timer hardware or reset. If the compare function is not needed, the two bytes of the output compare register can be used as storage locations.

The output compare register contents are continually compared with the contents of the free-running counter. If a match is found, the corresponding output compare flag (OCF) bit is set and the corresponding output level (OLVL) bit is clocked to an output level register. The output compare register values and the output level bit should be changed after each successful comparison to establish a new elapsed time-out. An interrupt can also accompany a successful output compare provided the corresponding interrupt enable bit (OCIE) is set. After a processor write cycle to the output compare register containing the MSB ($16), the output compare function is inhibited until the LSB ($17) is also written. The user must write both bytes (locations) if the MSB is written first. A write made only to the LSB ($17) will not inhibit the compare function. The free-running counter is updated every four internal bus clock cycles. The minimum time required to update the output compare register is a function of the program rather than the internal hardware.

The processor can write to either byte of the output compare register without affecting the other byte. The output level (OLVL) bit is clocked to the output level register regardless of whether the output compare flag (OCF) is set or clear.

## 8.5  Input Capture Register

Two 8-bit registers, which make up the 16-bit input capture register, are read-only and are used to latch the value of the free-running counter after the corresponding input capture edge detector senses a defined transition. The level transition that triggers the counter transfer is defined by the corresponding input edge bit (IEDG). Reset does not affect the contents of the input capture register.

The result obtained by an input capture is one more than the value of the free-running counter on the rising edge of the internal bus clock preceding the external transition. This delay is required for internal synchronization. Resolution is one count of the free-running counter, which is four internal bus clock cycles.

The free-running counter contents are transferred to the input capture register on each proper signal transition regardless of whether the input capture flag (ICF) is set or clear. The input capture register always contains the free-running counter value that corresponds to the most recent input capture.

After a read of the input capture register MSB ($14), the counter transfer is inhibited until the LSB ($15) is also read. This characteristic causes the time used in the input capture software routine and its interaction with the main program to determine the minimum pulse period. A read of the input capture register LSB ($15) does not inhibit the free-running counter transfer since they occur on opposite edges of the internal bus clock.

General Release Specification

16-Bit Timer

## 8.6 Timer Control Register

The TCR is a read/write register containing six control bits. Three bits control interrupts associated with the timer status register flags ICF, OCF, and TOF.

Address:   $0012

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| Read:<br>Write: | ICIE | OCIE | TOIE | 0 | 0 | TON | IEDG | OLVL |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

**Figure 8-2. Timer Control Register (TCR)**

ICIE — Input Capture Interrupt Enable
    1 = Interrupt enabled
    0 = Interrupt disabled

OCIE — Output Compare Interrupt Enable
    1 = Interrupt enabled
    0 = Interrupt disabled

TOIE — Timer Overflow Interrupt Enable
    1 = Interrupt enabled
    0 = Interrupt disabled

TON — Timer On

When disabled, the timer is initialized to the reset condition.
    1 = Timer enabled
    0 = Timer disabled

IEDG — Input Edge

Value of input edge determines which level transition on the TCAP pin will trigger a free-running counter transfer to the input capture register. Reset clears this bit.
    1 = Positive edge
    0 = Negative edge

OLVL — Output Level

Value of output level is clocked into the output level register by the next successful output compare and will appear on the TCMP pin.
1 = High output
0 = Low output

## 8.7 Timer Status Register

The TSR is a read-only register containing three status flag bits.

Address:     $0013

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| Read: | ICF | OCF | TOF | 0 | 0 | 0 | 0 | 0 |
| Write: | | | | | | | | |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

= Unimplemented

**Figure 8-3. Timer Status Register (TSR)**

ICF — Input Capture Flag
1 = Flag set when selected polarity edge is sensed by input capture edge detector
0 = Flag cleared when TSR and input capture low register ($15) are accessed

Reset clears this bit.

OCF — Output Compare Flag
1 = Flag set when output compare register contents match the free-running counter contents
0 = Flag cleared when TSR and output compare low register ($17) are accessed

Reset clears this bit.

Freescale Semiconductor, Inc.

TOF — Timer Overflow Flag

> 1 = Flag set when free-running counter transition from $FFFF to $0000 occurs
>
> 0 = Flag cleared when TSR and counter low register ($19) are accessed

Reset clears this bit.

Bits 0–4 — Not Used

Always read zero.

Accessing the timer status register satisfies the first condition required to clear status bits. The remaining step is to access the register corresponding to the status bit.

A problem can occur when using the timer overflow function and reading the free-running counter at random times to measure an elapsed time. Without incorporating the proper precautions into software, the timer overflow flag could unintentionally be cleared if:

- The timer status register is read or written when TOF is set.

- The MSB of the free-running counter is read but not for the purpose of servicing the flag.

The counter alternate register at address $1A and $1B contains the same value as the free-running counter at address $18 and $19; this alternate register can be read at any time without affecting the timer overflow flag in the timer status register.

## 8.8  Timer During Wait Mode

The CPU clock halts during wait mode, but the timer remains active if turned on prior to entering wait mode. If interrupts are enabled, a timer interrupt will cause the processor to exit wait mode.

## 8.9  Timer During Stop Mode

In stop mode, the timer stops counting and holds the last count value if stop is exited by an interrupt. If reset is used, the counter is forced to $FFFC. During stop, if the timer is on and at least one valid input capture edge occurs at the TCAP pin, the input capture detect circuit is armed. This does not set any timer flags or wake up the MCU. When the MCU does wake up, however, there is an active input capture flag and data from the first valid edge that occurred during the stop mode. If reset is used to exit stop mode, no input capture flag or data remains, even if a valid input capture edge occurred.

## 8.10  Timer Power Supply Source

The timer's power is supplied by $V_{DD}$ and $V_{SS}$. $V_{DD2}$ and $V_{SS2}$ will not be needed since this module is not susceptible to supply noise.

www.DataSheet4U.com

**For More Information On This Product,**
**Go to: www.freescale.com**

MOTOROLA

www.DataSheet4U.com

# Section 9.  Synchronous Serial Interface (SSI)

## 9.1  Contents

## 9.2  Introduction

The synchronous serial interface (SSI) is a 2-wire master/slave system including serial clock (SCK) and serial data input/output (SDIO). Data is transferred eight bits at a time. A software programmable option determines whether the SSI transfers data most significant bit (MSB) or least significant bit (LSB) first and an interrupt may be generated at the completion of each transfer. When operating as a master device, the serial clock speed is selectable from a choice of four rates.

Transmission in master mode is initiated by a write to the SSI data register (SDR). A transfer cannot be initiated in slave mode; the external master initiates the transfer. The programmer must choose between master or slave mode before the SSI is enabled. The programmer must ensure that only one master exists in the system at any one time. All devices in the system must operate with the same clock polarity and data rates. Slaves should always be disabled before the master is disabled.



**Figure 9-1. SSI Block Diagram**

Synchronous Serial Interface (SSI)

MOTOROLA
www.DataSheet4U.com

## 9.3  Signal Format

The SSI is comprised of two main input/output (I/O) signals that interface with port D serial clock and serial data.

### 9.3.1  Serial Clock (SCK)

When SE = 0, this pin is a port D bit 5 pin, which follows the port D DDR assignment.

In master mode (MSTR = 1), the serial clock (SCK) pin is an output with four selectable frequencies. This pin will be high (CPOL = 1) or low (CPOL = 0) between transmissions.

In slave mode (MSTR = 0), the SCK pin is an input and the clock must be supplied by an external master with a maximum frequency of $f_{OP}/2$. There is no minimum SCK frequency. This pin should be driven high (CPOL = 1) or low (CPOL = 0) between transmissions by the external master and must be stable before the SSI is first enabled (SE = 1).

Data is always captured at the serial data in/out (SDIO) pin on the rising edge of SCK.

Data is always shifted out and presented at the serial data in/out (SDIO) pin on the falling edge of SCK.

### 9.3.2  Serial Data In/Out (SDIO)

Prior to enabling the SSI (SE = 0), the serial data in/out (SDIO) pin is a port D bit 4 pin, which follows the port D DDR assignment. When the SSI is enabled (SE = 1) the SDIO pin becomes a high-impedance input pin if the T/$\overline{R}$ bit is low or it idles high if the T/$\overline{R}$ bit is high.

The data can be sent or received in either MSB first format (LSBF = 0) or LSB first format (LSBF = 1).

If (CPOL = 1), the first falling edge of SCK will shift the first data bit out to the SDIO pin. Subsequent falling edges of SCK will shift the remaining data bits out.

If (CPOL = 0), the first data bit will be driven out to the SDIO pin before the first rising edge of SCK. Subsequent falling edges of SCK will shift the remaining data bits out.

When receiving data in master mode, the T/$\overline{R}$ bit must be low and data must be written to the data register to initiate clock generation.

When transmitting data in master mode, the T/$\overline{R}$ bit must be high.

When receiving data in slave mode, T/$\overline{R}$ bit must be low and the clock and data must be supplied by external device.

When transmitting data in slave mode, T/$\overline{R}$ bit must be high, and data must be written to the data register before the SSI is enabled to ensure that proper data is transferred.



**Figure 9-2. Serial I/O Port Timing**

## 9.4  SSI Registers

The SSI has three registers: control, status, and data.

### 9.4.1  SSI Control Register

This register is located at address $001E and contains seven bits. A reset clears all of these bits, except bit 3 which is set. Writes to this register during a transfer should be avoided, with the exception of clearing the SE bit to disable the SSI.

In addition, the clock polarity, rate, data format and master/slave selection should not be changed while the SSI is enabled (SE = 1) or

being enabled. Always disable the SSI first, by clearing the SE bit, before altering these control bits within the SSI control register (SCR).

Address:    $001E

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| Read:<br>Write: | SIE | SE | LSBF | MSTR | CPOL | T/$\overline{R}$ | SR1 | SR0 |
| Reset: | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

**Figure 9-3. SSI Control Register (SCR)**

SIE — SSI Interrupt Enable

This bit determines whether an interrupt request should be generated when a transfer is complete.

When set, an interrupt request is made if the CPU is in the run or wait mode of operation and status flag bit SF is set.

When cleared, no interrupt requests are made by the SSI.

SE — SSI Enable

When set, this bit enables the SSI, makes PD5 the SCK pin, and makes PD4 the SDIO pin.

When SE is cleared, any transmission in progress is aborted, the bit counter is reset, and pins SCK and SDIO revert to being PD5 and PD4.

LSBF — Least Significant Bit (LSB)First

When set, data is sent and received in a least significant bit (LSB) first format.

When cleared, data is sent and received in a most significant bit (MSB) first format.

MSTR — Master Mode

When set, this bit configures the SSI to the master mode. This means that the transmission is initiated by a write to the data register and the SCK pin becomes an output providing a synchronous data clock at a rate determined by the SR bits.

www.DataSheet4U.com

When cleared, this bit configures the SSI to the slave mode and aborts any transmission in progress. Transfers are initiated by an external master, which should supply the clock to the SCK pin.

CPOL — Clock Polarity

The clock polarity bit controls the state of the SCK pin between transmissions.

When this bit is set, pin SCK is high between transmissions.

When this bit is cleared, pin SCK is low between transmissions.

In both cases the data is latched on the rising edge of SCK for serial input and is valid on the rising edge of SCK for serial output. A reset sets this bit.

NOTE: *If the SSI is used as a slave, the SCK input pin must be active before enabling the SSI. For example, if CPOL = 0, SCK must be low; if CPOL = 1, SCK must be high.*

$T/\overline{R}$ — Transmit/Receive

This bit must be set to allow data to be driven on the SDIO pin (transmitting). It must be cleared to disable the SDIO drivers when receiving data. It is cleared by a reset.

SR1 and SR0 — SSI Rate

These bits determine the frequency of SCK when in master mode (MSTR = 1). They have no effect in slave mode (MSTR = 0).

**Table 9-1. SSI Rates**

| SR1 and SR0 | SCK Rates (Hz) at $f_{osc}$ Frequency |
|---|---|
| 00 | 32 kHz |
| 01 | 64 kHz |
| 10 | 128 kHz |
| 11 | 256 kHz |

### 9.4.2 SSI Status Register

This register is located at address $001C and contains two bits. Reset clears both of these bits.

Address:     $001C

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| Read: | SF | DCOL | 0 | 0 | 0 | 0 | 0 | 0 |
| Write: | | | | | | | | |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

**Figure 9-4. SSI Status Register (SSR)**

SF — SSI Flag

This bit is set upon occurrence of the last rising clock edge and indicates that a data transfer has taken place. If MSTR = 0 and SIE = 0, this bit has no effect on any further transmissions and can be ignored without problem. However, the SF flag must be clear to write the data register, or if SIE = 1 to clear the interrupt

    1 = . If MSTR = 1, the SF flag must be cleared between transfers. The SF flag can be cleared three different ways: (1) by reading the SSR with SF set, followed by a read or write of the serial data register, (2) by a system reset, or, (3) by disabling the SSI. If the SF flag is cleared before the last edge of the next byte, it will be set again.

DCOL — Data Collision

This is a read-only status bit, which indicates that an invalid access to the data register was made. An invalid access can be one of the following conditions:

- An access of the SDR register in the middle of a transfer (after the first falling edge of SCK and before SF is set)

- An access of the SDR register made before an access of the SSR register (after SF is set)

DCOL is cleared by reading the status register with SF set followed by a read or write of the data register. A reset also clears this bit.

www.DataSheet4U.com

### 9.4.3 SSI Data Register

This register is located at address $001D and is both the transmit and receive data register. This system is not double buffered, but any writes to this register during transfers are masked and will not destroy the previous contents. The SDR can be read at any time, but, if a transfer is in progress the results may be ambiguous. The contents of this register could be altered whenever the CPOL bit is altered. This register should be written to only upon completion of a transfer, after the SF flag has been cleared. Otherwise, the new data will not be stored.

For an SSI configured as a master, to initiate a transfer, the data register write must occur after the SSI is enabled.

Address:     $001D

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| Read: | | | | | | | | |
| Write: | | | | | | | | |
| Reset: | U | U | U | U | U | U | U | U |

**Figure 9-5. SSI Data Register (SDR)**

## 9.5 Operation During Wait Mode

The CPU clock halts during wait mode, but the SSI remains active. If interrupts are enabled, an SSI interrupt will cause the processor to exit wait mode.

## 9.6 Operation During Stop Mode

In stop mode, the SSI halts operation. The SDIO and SCK pins will maintain their states.

If the SSI is nearing completion of a transfer when the stop mode is entered, it might be possible for the SSI to generate an interrupt request and thus cause the processor immediately to exit stop mode. To prevent

this occurrence, the programmer should ensure that all transfers are complete before entering the stop mode.

If the SSI is configured to slave mode, further care should be taken in entering stop mode. The SCK pin will still accept a clock from an external master, allowing potentially unwanted transfers to take place and power consumption to be increased. The SSI will not generate interrupt requests in this situation but, on exiting stop mode through some other means, the SF flag may be found to be set and an interrupt request will be generated if SIE is also set at this point.

To avoid these potential problems, it is safer to disable the SSI completely (SE = 0) before entering stop mode.

The synchronous serial interface (SSI) is a 2-wire master/slave system including serial clock (SCK) and serial data input/output (SDIO). When operating as a master device, the serial clock speed is selectable between four rates.

## 9.7  SSI Power Supply Source

The power supplied to the SSI is $V_{DD}$ and $V_{SS}$, thus keeping the $V_{DD2}$ and $V_{SS2}$ free for the noise susceptible modules.

Freescale Semiconductor, Inc.

MOTOROLA

www.DataSheet4U.com

# Section 10. Core Timer

## 10.1  Contents

## 10.2  Introduction

The core timer for this device is a 12-stage multifunctional ripple counter. Features include timer overflow, power-on reset (POR), real-time interrupt (RTI), and COP watchdog timer.

As seen in **Figure 10-1**, the internal peripheral clock is divided by four, and then drives an 8-bit ripple counter. The value of this 8-bit ripple counter can be read by the CPU at any time by accessing the core timer counter register (CTCR) at address $09. A timer overflow function is implemented on the last stage of this counter, giving a possible interrupt rate of the internal peripheral clock(E)/1024. This point is then followed by three more stages, with the resulting clock (E/16384) driving the real-time interrupt circuit (RTI). The RTI circuit consists of three divider stages with a one-of-four selector. The output of the RTI circuit is further divided by eight to drive the mask optional COP watchdog timer circuit. The RTI rate selector bits and the RTI and CTOF enable bits and flags are located in the timer control and status register at location $08.

**Figure 10-1. Core Timer Block Diagram**

**For More Information On This Product,**
**Go to: www.freescale.com**

## 10.3  Core Timer Control and Status Register

The CTCSR contains the timer interrupt flag, the timer interrupt enable bits, and the real time interrupt rate select bits. **Figure 10-2** shows the value of each bit in the CTCSR when coming out of reset.

Address     $0008

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| Read: | CTOF | RTIF | TOFE | RTIE | 0 | 0 | RT1 | RT0 |
| Write: | | | TOFE | RTIE | TOFC | RTRC | RT1 | RT0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |

= Unimplemented

**Figure 10-2. Core Timer Control and Status Register (CTCSR)**

CTOF — Core Timer Overflow

CTOF is a read-only status bit set when the 8-bit ripple counter rolls over from $FF to $00. Clearing CTOF is done by writing a logic 1 to TOFC. Writing to CTOF has no effect. Reset clears CTOF.

RTIF — Real Time Interrupt Flag

The real-time interrupt circuit consists of a 3-stage divider and a one-of-four selector. The clock frequency that drives the RTI circuit is E/2**14 (or E/16,384) with three additional divider stages, giving a maximum interrupt period of 64 milliseconds at a bus rate of 2.048 MHz. RTIF is a clearable, read-only status bit and is set when the output of the chosen (one-of-four selection) stage goes active. Clearing RTIF is done by writing a logic 1 to RTFC. Writing to RTIF has no effect. Reset clears RTIF.

TOFE — Timer Overflow Enable

When this bit is set, a CPU interrupt request is generated when the CTOF bit is set. Reset clears this bit.

RTIE — Real-Time Interrupt Enable

When this bit is set, a CPU interrupt request is generated when the RTIF bit is set. Reset clears this bit.

TOFC — Timer Overflow Flag Clear

When a logic 1 is written to this bit, CTOF is cleared. Writing a logic 0 has no effect on the CTOF bit. This bit always reads as zero.

RTFC — Real-Time Interrupt Flag Clear

When a logic 1 is written to this bit, RTIF is cleared. Writing a logic 0 has no effect on the RTIF bit. This bit always reads as zero.

RT1 and RT0 — Real-Time Interrupt Rate Select

These two bits select one of four taps from the real-time interrupt circuit. See **Table 10-2**. Reset sets these two bits, which selects the slowest periodic rate and gives the maximum time in which to alter these bits if necessary. Care should be taken when altering RT0 and RT1 if the timeout period is imminent or uncertain. If the selected tap is modified during a cycle in which the counter is switching, an RTIF could be missed or an additional one could be generated. To avoid problems, the COP should be cleared before changing RTI taps.

**Table 10-1.**
**Table 10-2RTI and COP Rates at 2.048 MHz**

| RTI Rate 2.048 MHz | | RT1 and RT0 | Minimum COP Rates 2.048 MHz | |
|---|---|---|---|---|
| 8 ms | $2^{14}/E$ | 00 | $(2^{17}-2^{14})/E$ | 56 ms |
| 16 ms | $2^{15}/E$ | 01 | $(2^{18}-2^{15})/E$ | 112 ms |
| 32 ms | $2^{16}/E$ | 10 | $(2^{19}-2^{16})/E$ | 224 ms |
| 64 ms | $2^{17}/E$ | 11 | $(2^{20}-2^{17})/E$ | 448 ms |

## 10.4  Core Timer Counter Register

The timer counter register is a read-only register that contains the current value of the 8-bit ripple counter at the beginning of the timer chain. This counter is clocked by the CPU clock (E/4) and can be used for various functions including a software input capture. Extended time periods can be attained using the TOF function to increment a temporary RAM storage location, thereby simulating a 16-bit (or more) counter.

Address    $0009

|        | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|--------|-------|---|---|---|---|---|---|-------|
| Read:  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Write: |    |    |    |    |    |    |    |    |
| Reset: | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1  |

    = Unimplemented

**Figure 10-3. Core Counter Register (CTCR)**

The power-on cycle clears the entire counter chain and begins clocking the counter. After 4064 cycles, the power-on reset circuit is released, which again clears the counter chain and allows the device to come out of reset. At this point, if $\overline{RESET}$ is not asserted, the timer starts counting up from zero and normal device operation begins. When $\overline{RESET}$ is asserted any time during operation (other than POR), the counter chain is cleared.

## 10.5  Computer Operating Properly (COP) Reset

The COP watchdog timer function is implemented on this device by using the output of the RTI circuit and further dividing it by eight. The minimum COP reset rates are listed in **Table 10-2**. If the COP circuit times out, an internal reset is generated and the normal reset vector is fetched. Preventing a COP timeout or clearing the COP is accomplished by writing a logic 0 to bit 0 of address $1FF0. When the COP is cleared, only the final divide-by-eight stage (output of the RTI) is cleared.

If the COP watchdog timer is allowed to time out, an internal reset is generated to reset the MCU. In addition, the $\overline{\text{RESET}}$ pin is pulled low for a minimum of one E-clock cycle for emulation purposes.

The COP remains enabled after execution of the WAIT instruction and all associated operations apply. If the STOP instruction is disabled, execution of STOP instruction causes the CPU to execute a NOP instruction. In addition, the COP is prohibited from being held in RESET. This prevents a device lock-up condition.

This COP's objective is to make it impossible for this device to become stuck or locked-up and to be sure the COP is able to rescue the part from any situation where it might entrap itself in abnormal or unintended behavior. This function is a mask option.

## 10.6  Timer During Wait Mode

The CPU clock halts during wait mode, but the timer remains active. If interrupts are enabled, a timer interrupt will cause the processor to exit wait mode. The COP is always enabled while in user mode.

## 10.7  Core Timer Power Supply Source

The core timer is supplied by $V_{DD}$ and $V_{SS}$. $V_{DD2}$ and $V_{SS2}$ are not needed here because this module is not susceptible to supply noise.

# Section 11.   Dual Phase-Locked Loop (PLL)

## 11.1  Contents

General Release Specification

Dual Phase-Locked Loop (PLL)

**For More Information On This Product,**
**Go to: www.freescale.com**

Freescale Semiconductor, Inc.

## 11.2  Introduction

This dual PLL is similar to that of the MC145162 60-MHz universal programmable dual PLL frequency synthesizer. It is especially designed for CT-1 cordless phone applications.

The PLL features fully programmable 16-bit receive, 16-bit transmit, and 12-bit reference ripple down counters. It also has two independent phase detectors for transmit and receive loops.

The FinTx and FinRx signals are input to the PLL transmit and receive counters, respectively. They are typically driven by the loop VCO and AC-coupled. The minimum input signal level is 200 $mV_{p-p}$ @ 60.0 MHz.



**Figure 11-1. Dual PLL Block Diagram**

**For More Information On This Product,**
**Go to: www.freescale.com**

## 11.3  Registers

The PLL has one 12-bit programmable counter, two 16-bit programmable counters, and one control register.

### 11.3.1  Dual Control Register

The PLLCR contains bits that affect the operation of the PLL.

Address:     $000A

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| Read: | | TLOCK | RLOCK | REFON | TXON | RXON | PLS1 | PLS0 |
| Write: | | | | REFON | TXON | RXON | PLS1 | PLS0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

       = Unimplemented

**Figure 11-2. Dual PLL Control Register**

PLS1 and PLS0 — PLL Reference Counter Select

These bits select between the PLL reference counter MUX outputs. This   output signal then drives the phase detectors.

**Table 11-1. PLL Reference Counter Select**

| PLS1 and PLS0 | PLL Reference Counter Output |
|---|---|
| 00 | ÷12-Bit Counter |
| 01 | ÷ 4 After 12-Bit Counter |
| 10 | ÷5 After 12-Bit Counter |
| 11 | ÷25 After 12-Bit Counter |

RXON — RX Counter Enable

When set, this bit enables the PLL receive counter.

When clear, it stops the receive counter in a reset state to save power. RXON also shuts off the associated phase detector and holds it in three-state. Initializing the receive counter before it is enabled is recommended.

www.DataSheet4U.com

TXON — TX Counter Enable

When set, this bit enables the PLL transmit counter.

When clear, it stops the counter in a reset state to save power. TXON also shuts off the associated phase detector and holds it in three-state. Initializing the transmit counter before it is enabled is recommended.

REFON — Reference Counter Enable

When set, this bit enables the PLL reference counter.

When clear, REFON stops the reference counter in a reset state to save power. Initializing the reference counter before it is enabled is recommended.

RLOCK — Receive Lock Detect

This bit is read only and is not latched. When set, this bit is a real-time indication of an active correction pulse from the phase detect in progress. When clear, no correction is made and the output from the phase detect is three-stated. Using multiple reads at known intervals will allow the user to filter and judge a LOCK condition.

TLOCK — Transmit Lock Detect

This bit is read only and is not latched.When set, this bit is a real-time indication of an active correction pulse from the phase detect in progress. When clear, no correction is made and the output from the phase detect is three-stated. Using multiple reads at known intervals will allow the user to filter and judge a LOCK condition.

### 11.3.2  12-Bit Reference Counter Modulus Register

This 2-byte register holds the count for the 12-bit reference counter. The reference counter is shut off and held in reset when the REFON bit is cleared. For proper operation, this register must not be loaded with a value less than $000F.

Address:      $000B

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| Read: | | | | | PLLRC11 | PLLRC10 | PLLRC9 | PLLRC8 |
| Write: | | | | | | | | |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Address:      $000C

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| Read: | PLLRC7 | PLLRC6 | PLLRC5 | PLLRC4 | PLLRC3 | PLLRC2 | PLLRC1 | PLLRC0 |
| Write: | | | | | | | | |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

          = Unimplemented

**Figure 11-3. 12-Bit Reference Counter (PLLRC)**

*NOTE:*    *Bit 4 to bit 7 of $000B are not used but they are physically present. The user may use these four bits for scratch memory.*

---

MC68HC705CT4 — Rev. 2.0                                                                General Release Specification

### 11.3.3  16-Bit Transmit Counter Modulus Register

This 2-byte register holds the count for the 16-bit transmit counter. The transmit counter is shut off and held in reset when the TXON bit is cleared. For proper operation, this register must not be loaded with a value less than $000F.

Address:    $000D

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| Read:<br>Write: | PLLTX15 | PLLTX14 | PLLTX13 | PLLTX12 | PLLTX11 | PLLTX10 | PLLTX9 | PLLTX8 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Address:    $000E

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| Read:<br>Write: | PLLTX7 | PLLTX6 | PLLTX5 | PLLTX4 | PLLTX3 | PLLTX2 | PLLTX1 | PLLTX0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

**Figure 11-4. 16-Bit Transmit Counter (PLLTX)**

### 11.3.4  16-Bit Receive Counter Modulus Register

This 2-byte register holds the count for the 16-bit receive counter. The receive counter is shut off and held in reset when the RXON bit is cleared. For proper operation, this register must not be loaded with a value less than $000F.

Address:     $000F

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| Read:<br>Write: | PLLRX15 | PLLRX14 | PLLRX13 | PLLRX12 | PLLRX11 | PLLRX10 | PLLRX9 | PLLRX8 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Address:     $0010

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| Read:<br>Write: | PLLRX7 | PLLRX6 | PLLRX5 | PLLRX4 | PLLRX3 | PLLRX2 | PLLRX1 | PLLRX0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

**Figure 11-5. 16-Bit Receive Counter (PLLRX)**

The modulus registers mentioned above have specific read/write logic. When the user updates the contents of the modulus registers, the MSB must be written first and is temporarily stored in a temporary buffer. This inhibits the transfer of data from this level to the next level, which is the modulus register. When the LSB is written, all 12 or 16 bits (data from the temporary buffer and the MCU internal bus) are transferred to the modulus register simultaneously. This prevents the loading of bad data from the modulus register. A read of the data registers is the reverse of a write operation. A read of the LSB buffers the MSB. A subsequent read of the MSB reflects this buffered value. Since only one temporary buffer exists, two sequential MSB writes of different registers will result in only the last data value stored in the temporary buffer. The first value will be lost.

NOTE: Not available for the 12-bit reference counter.

**Figure 11-6. Counter Structure Block Diagram**

## 11.4  PLL Power Supply Source

The PLL is supplied by $V_{DD}$, $V_{DD2}$, $V_{SS}$, and $V_{SS2}$.  $V_{DD}$ and $V_{SS}$ are reserved for the digital circuitry, while $V_{DD2}$ and $V_{SS2}$ are reserved for the analog circuitry such as the phase detect and the amplifiers which are sensitive to supply noise.

General Release Specification — MC68HC705CT4

# Section 12.   Pulse Width Modulator (PWM)

## 12.1  Contents

www.DataSheet4U.com

## 12.2 Introduction

The pulse width modulator (PWM) system has one 6-bit channel to enable the correct pulse output. The PWM has a fixed frequency of E/64, where E is the internal bus frequency. For a PWM output frequency of 32 kHz, E must be 2.048 MHz. This corresponds to a 10.24-MHz crystal with the divide-by-five crystal option.



**Figure 12-1. PWM Block Diagram**

## 12.3  Functional Description

A $00 in the PWM data register yields an off output (0%), but a $3F yields a duty of 63/64 (98.4%).

When not in use, the PWM system can be shut off to save power by clearing the PWME bit in MISCR.

Writes to the PWM data register can be performed at any time without affecting the current PWM output signal. Updates on the PWM output occur at the end of the PWM period (E x 64). At this time, the new value is loaded into the PWM data register. If a write to the registers is performed while the PWM is disabled, data is transferred directly to the PWM register. A read of the data register reads the active count in progress, not the buffered value.

After the PWM is enabled (PWM = 1) the PWM output remains low for one E cycle. This allows synchronization and will not occur again until the next time the PWM is enabled.



**Figure 12-2. PWM Waveforms**

www.DataSheet4U.com

## 12.4  PWM Data Register

One PWM data register (PWMDR), located at $0020, is associated with the PWM system. This 8-bit data register holds the duty cycle for the PWM output; however, only six of these bits are used. PWMDR can be written to and read at any time. Writes to the PWMDR are buffered and are not transferred to the active register until the end of the PWM cycle during which the write was executed.

Address:     $0020

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| Read: | 0 | 0 | | | | | | |
| Write: | | | | | | | | |
| Reset: | | | | Unaffected by Reset | | | | |

**Figure 12-3. PWM Data Register (PWMDR)**

Upon RESET the user should write to the data register prior to enabling the PWM system (for example, prior to setting the PWME bit in the miscellaneous control register). This avoids an erroneous duty cycle from being driven.

PWME — Miscellaneous Control Register PWM Enable Bit

When set, this bit enables the PWM subsystem. Its main function is to allow the user to save power when not using the PWM. When enabled, the clocks are active to the module.  When clear, this bit shuts off the clocks to the module and relinquishes control of PC7 to the port C logic (the PC7 pullup option should not be selected if the PWM is used). Reset clears this bit.  This bit is located in the miscellaneous control register found in **Section 13. Comparators**.

MOTOROLA

www.DataSheet4U.com

## 12.5  PWM During Wait Mode

The PWM continues normal operation during wait mode. To decrease power consumption during WAIT, it is recommended that the PWME bit in the miscellaneous control register be cleared if the PWM D/A converter is not being used.

## 12.6  PWM During Stop Mode

In stop mode, the oscillator is stopped, causing the PWM to cease function. Any signal in process is halted in whatever phase the signal happens to be in. Disabling the PWM before executing the STOP instruction is recommended.

## 12.7  PWM During Reset

Upon reset the PWME bit is cleared. In effect, this disables the PWM system and configures the PC7/PWM pin as a high impedance port C input pin. The user should write to the data register prior to enabling the PWM system (for instance, prior to setting PWME). This avoids an erroneous duty cycle from being driven.

## 12.8  PWM Power Supply Source

The PWM is supplied by $V_{DD}$ and $V_{SS}$, due to the noise generated by the digital circuitry, since this module is not affected by supply noise.

Freescale Semiconductor, Inc.

# Section 13.   Comparators

## 13.1  Contents

## 13.2  Introduction

Port D shares its pins with CMP3+/PD0, CMP1–/PD1 and CMP12+/PD2, CMP2–/PD3 of the comparators. The output of the comparators is a status bit internal to the MCU. This circuitry is used for the comparison of analog signals, with a digital output. The comparator circuitry may be powered up by setting the CEN1, CEN2, and the CEN3 bits in the comparator control/status register. This register is located at $0022 and is cleared by reset. The state of the comparator output bit upon $\overline{\text{RESET}}$ is logic 0. For further electrical information see **Section 17. Electrical Specifications**.

**Figure 13-1. Comparator Block Diagram**

Comparators
For More Information On This Product,
Go to: www.freescale.com

## 13.3  Comparator Control/Status Register

Address:     $0022

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| Read: | CMP3 | CMP2 | CMP1 | CM3IE | 0 | CEN3 | CEN2 | CEN1 |
| Write: | | | | | | | | |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

☐ = Unimplemented

**Figure 13-2. Comparator Control/Status Register (CMPCSR)**

CMP3 — Comparator 3 Output

This bit is implemented in two ways: as a real-time comparator output or as a latched interrupt source. The state of CM3IE determines which implementation is selected.

CM3IE = 0 (nonlatched mode) **—** This status bit is is cleared only by two means:

1.  Clearing CM3IE while the voltage at CMP3+ is less than CMP3–
2.  By an external reset

CM3IE = 1 (latched mode) — This latched status bit is set when the voltage at CMP3+ (PD0) is larger than that of CMP3– (internal voltage reference ~ 2 $V_{DD}$/3). An interrupt is then initiated ($1FFA–$1FFB).

CMP2 — Comparator 2 Output

This status bit is set when the voltage at CMP12+ is larger than that of CMP2–, otherwise, it is cleared. Reset clears this bit because the comparator is disabled.

CMP1 — Comparator 1 Output

This status bit is set when the voltage at CMP12+ is larger than that of CMP1–, otherwise, it is cleared. Reset clears this bit because the comparator is disabled.

www.DataSheet4U.com

**For More Information On This Product,**
**Go to: www.freescale.com**

CM3IE — Comparator 3 Interrupt Enable

This control bit, when set, allows CMP3 to generate an interrupt when it goes high.

CEN3 — Comparator 3 Enable

This control bit, when set, powers up the voltage comparator 3 on PD0. The user must set this bit to allow any functionality of the comparator. After enabling the comparator, the user should delay for $t_{CEN}$ before reading the state of the output or enabling the interrupt. Reset clears this bit.

PD0 remains under control of its DDR bit to enable the user to drive CMP3+ to a desired level. When CEN3 is cleared, the comparator is disabled and consumes negligible power.

CEN2 — Comparator 2 Enable

This control bit, when set, powers up the voltage comparator 2 on PD2 and PD3. The user must set this bit to allow any functionality of the comparator. After enabling the comparator, the user should delay for $t_{CEN}$ before reading the state of the output. Reset clears this bit.

PD2 and PD3 remain under control of their DDR bits to enable the user to drive CMP2– and CMP12+ to desired levels. When CEN2 is cleared, the comparator is disabled and consumes negligible power.

CEN1 — Comparator 1 Enable

This control bit, when set, powers up voltage comparator 1 on PD1 and PD2. The user must set this bit to allow any functionality of the comparator. After enabling the comparator, the user should delay for $t_{CEN}$ before reading the state of the output. Reset clears this bit.

PD1 and PD2 remain under control of their DDR bits to enable the user to drive CMP1– and CMP12+ to desired levels. When CEN1 is cleared, the comparator is disabled and consumes negligible power.

## 13.4  Reading Comparator Outputs

The state of each comparator output bit is internally readable from the CMPCSR.

## 13.5  Comparator During Wait Mode

The comparator operates normally in wait mode. If the user wishes to save power during the wait mode, the CEN1, CEN2, and CEN3 bits should be cleared before the WAIT instruction.

## 13.6  Comparator During Stop Mode

Stop mode does not affect the comparator circuit. If the user needs to save power, the CEN1, CEN2, and CEN3 bits should be cleared before the STOP instruction.

## 13.7  Comparator Power Supply Source

The comparators are supplied by $V_{DD2}$ and $V_{SS2}$. These power lines are reserved for noise-susceptible circuitry, such as the circuitry found in the comparators.

# Section 14.  Miscellaneous Register

## 14.1  Contents

## 14.2  Introduction

The miscellaneous register exists to hold various system control bits. It is located at address $0021.

## 14.3  Miscellaneous Control Register

Address:    $0021

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| Read:<br>Write: | 0 | 0 | 0 | 0 | SPEED | COE | PWME | 0 |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

**Figure 14-1. Miscellaneous Control Register (MISCR)**

SPEED — CPU Speed Select

This control bit, when set, selects an additional divide-by-eight after the already divide-by-five from the oscillator clock to the internal bus clock. This makes the internal CPU clock a divide-by-40 from the oscillator input.

When clear, the internal bus clock is a divide-by-five from the oscillator input. Reset clears this bit.

www.DataSheet4U.com

COE — 16-Bit Timer Output Compare Enable

This control bit, when set, enables the 16-bit output compare function to come out on PD6/TCMP. When clear, PD6 returns to a general-purpose I/O pin.

PWME — PWM Enable

This control bit, when set, enables the PWM function to come out on PC7/PWM. When clear, PC7 returns to a general-purpose I/O pin.

## 14.4  Miscellaneous Register Power Supply Source

The miscellaneous control register is supplied by $V_{DD}$ and $V_{SS}$. $V_{DD2}$ and $V_{SS2}$ are reserved for noise-susceptible circuitry.

MOTOROLA
www.DataSheet4U.com

General Release Specification — MC68HC705CT4

# Section 15. EPROM

## 15.1 Contents

## 15.2 Introduction

This section describes erasable programmable read-only memory (EPROM) programming.

## 15.3 EPROM

The user EPROM consists of 5120 bytes of EPROM from $0B00 to $1EFF and 16 bytes of user vectors from $1FF0 to $1FFF.

The bootloader ROM and vectors are located from $1F01 to $1FEF.

Twelve of the user vectors, $1FF4 thorough $1FFF, are dedicated to reset and interrupt vectors. The four remaining locations, $1FF0, $1FF1, $1FF2 and $1FF3, are general-purpose user EPROM locations. Location $1F00 is the mask option register (MOR).

The contents of the EPROM cannot be prevented from being viewed externally, since security is not incorporated into the MC68HC705CT4.

## 15.4  Bootloader Mode

Bootloader mode is entered upon the rising edge of $\overline{\text{RESET}}$ if the $\overline{\text{IRQ}}$ is at $V_{TST}$ and the PB1 pin is at logic 1. The bootloader code resides in the ROM from \$1F01 to \$1FEF. This program handles copying of user code from an external EPROM into the on-chip EPROM. The bootload function does not have to be done from an external EPROM, but it may be done from a host.

The user code must be a one-to-one correspondence with the internal EPROM addresses.

NOTE:     The MCU designer **must** disable the COP hardware in bootloader mode.

### 15.4.1  Bootloader Functions

Three pins are used to select various bootloader functions: PB0, PB3, and PB4. PB0 is normally a SYNC pin, which is used to synchronize the MCU to an off-chip source driving EPROM data into the MCU. If an external EPROM is used, this pin must be connected to $V_{SS}$. PB4 and PB3 are used to select a programming mode. Two other pins, PC2 and PC3, are used to drive the PROG LED and the VERF LED, respectively. The programming modes, along with GATE and DRAIN stress, are shown in **Table 15-1**.

#### Table 15-1. Bootloader Functions

| PB0 | PB4 | PB3 | Mode |
|------|-----|-----|------|
| SYNC | 1 | 1 | Program/Verify |
| SYNC | 1 | 0 | Verify Only |
| SYNC | 0 | 0 | Dump EPROM |
| 0 | 0 | 1 | Gate Stress |
| 1 | 0 | 1 | Drain Stress |

The bootloader uses an external 12-bit counter to address the memory device containing the code to be copied. This counter requires a clock and a reset function. The 12-bit counter can address up to 4 Kbytes of

memory, which means that a port pin has to be used to address the extra memory space.



(a) DUMP EPROM INTERFACE TO A HOST



(b) PROGRAM/VERIFY INTERFACE TO A HOST

**Figure 15-1. Programmer Interface to Host**

**Figure 15-2. MC68HC705CT4 Bootloader Flowchart**

MOTOROLA
www.DataSheet4U.com

NOTE: All resistors are 10 kΩ unless specified otherwise.

**Figure 15-3. MC68HC705CT4 Programming Circuit**

### 15.4.2 Programming Register

This register is used to program the EPROM array. Only the LATCH and EPGM bits are available in user mode. To program a byte of EPROM, set LATCH, write data to the desired address, and then set EPGM for $t_{EPGM}$. EPTST, MBE, TS1, and TS0 are available only in the special modes, boot and test.

Address:     $0011

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| Read:<br>Write: | MORON | EPTST | MBE | TS1 | TS0 | LATCH | 0 | EPGM |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

**Figure 15-4. Programing Register (PROG)**

MORON — MOR On

   READ: Only in special modes, user mode returns a logic 0

   WRITE: Only in special modes
      1 = Enables the decode to the MOR register latch. This feature makes production testing and emulation easier. It is only valid when IOOFF is cleared to zero.
      0 = The MOR register is not in the map; INTSELB is not pulled at $1F00.

EPTST — EPROM Test Mode Enable

   READ: Only in special modes, user mode returns a logic 0

   WRITE: Only in special modes
      1 = Enables the functions of TS1 and TS0.
      0 = TS1 and TS0 functions are disabled.

General Release Specification

MC68HC705CT4 — Rev. 2.0

112

EPROM

MOTOROLA
www.DataSheet4U.com

MBE — Multiple Byte Program Enable

READ: Only in special modes, user mode returns a logic 0

WRITE: Only in special modes

1 = Enable the multibyte programming, two bytes at a time.
address bit 4 is don't care so that the bytes with addresses 5 =
0 and 5 = 1 are both programmed.

0 = Normal programming

TS1 and TS0 — EPROM Test Select Bits

READ: Only in special modes, user mode returns a logic zero

WRITE: Only in special modes

LATCH — EPROM Latch Control

READ: Any time

WRITE: Any time

0 = EPROM address and data bus configured for normal reads

1 = EPROM address and data bus configured for programming.
Causes address and data bus to be latched when a write to
EPROM is done. EPROM cannot be read if LATCH = 1.

EPGM — EPROM Program Control

READ: Any time

WRITE: Cleared any time, set only if LATCH = 1

0 = Programming power switched off the EPROM array

1 = Programming power switched on to the EPROM array. If
LATCH = 0, then EPGM is cleared automatically. EPGM
cannot be set if LATCH is not set. LATCH and EPGM cannot
both be set on the same write.

### 15.4.3 Mask Option Register

The mask option register, MOR, contains programmable EPROM bits to control mask options.

The MOR register is latched upon reset going away.

Address: $1F00

| | Bit 7 | 6 | 5 | 4 | 3 | 2 | 1 | Bit 0 |
|---|---|---|---|---|---|---|---|---|
| Read:<br>Write: | PC7PU | PC6PU | PC5PU | PC4PU | PC23PU | PC01PU | IRQ | COP |
| Reset: | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

**Figure 15-5. Mask Option Register (MOR)**

PCXPU — Port C Pullup (X is 7–4)

When set, the PCPU bit enables the pullup on the corresponding port C pin. If the PCPU bit is cleared, the pullup devices are disabled. The erased state of the PCPU bit is to be cleared, thereby disabling the pullup devices.

PC23PU — Port C Bit 2 and 3 Pullups

When set, the PC23PU bit enables the pullups on both port C bits 2 and 3. If the PC23PU bit is cleared, the pullup devices are disabled. The erased state of the PC23PU bit is to be cleared, thereby disabling the pullup devices.

PC01PU — Port C Bit 0 and 1 Pullups

When set, the PC01PU bit enables the pullups on both port C bits 0 and 1. If the PC01PU bit is cleared, the pullup devices are disabled. The erased state of the PC01PU bit is to be cleared, thereby disabling the pullup devices.

COP — COP Enable

When set, this bit enables the COP watchdog timer.

When clear, the COP is disabled.

General Release Specification

MC68HC705CT4 — Rev. 2.0

114

EPROM

MOTOROLA

www.DataSheet4U.com

www.DataSheet

IRQ — IRQ sensitivity

When set, this bit selects the edge- and level-sensitive IRQ.

When clear, it selects the edge-only-sensitive IRQ.

In test mode, reading and writing the MOR is done according to **Table 15-2**.

**Table 15-2. MOR Read/Write Based
on Mode and LATCH Bit**

| Latch | Test | Read | Write |
|-------|------|------|-------|
| 0 | 0 | E | N |
| 1 | 0 | N | PE |
| 0 | 1 | E | R |
| 1 | 1 | R | PE |

PE = Program EPROM Byte

R = Register Latch

N = Nothing

E = EPROM Byte

www.DataSheet4U.com

General Release Specification

MC68HC705CT4 — Rev. 2.0

116

EPROM

MOTOROLA
www.DataSheet4U.com

General Release Specification — MC68HC705CT4

# Section 16.   Instruction Set

## 16.1  Contents

## 16.2  Introduction

The MCU instruction set has 62 instructions and uses eight addressing modes. The instructions include all those of the M146805 CMOS Family plus one more: the unsigned multiply (MUL) instruction. The MUL instruction allows unsigned multiplication of the contents of the accumulator (A) and the index register (X). The high-order product is stored in the index register, and the low-order product is stored in the accumulator.

## 16.3  Addressing Modes

The CPU uses eight addressing modes for flexibility in accessing data. The addressing modes provide eight different ways for the CPU to find the data required to execute an instruction. The eight addressing modes are:

- Inherent

- Immediate

- Direct

- Extended

- Indexed, no offset

- Indexed, 8-bit offset

- Indexed, 16-bit offset

- Relative

### 16.3.1 Inherent

Inherent instructions are those that have no operand, such as return from interrupt (RTI) and stop (STOP). Some of the inherent instructions act on data in the CPU registers, such as set carry flag (SEC) and increment accumulator (INCA). Inherent instructions require no operand address and are one byte long.

### 16.3.2 Immediate

Immediate instructions are those that contain a value to be used in an operation with the value in the accumulator or index register. Immediate instructions require no operand address and are two bytes long. The opcode is the first byte, and the immediate data value is the second byte.

### 16.3.3 Direct

Direct instructions can access any of the first 256 memory locations with two bytes. The first byte is the opcode, and the second is the low byte of the operand address. In direct addressing, the CPU automatically uses $00 as the high byte of the operand address.

### 16.3.4 Extended

Extended instructions use three bytes and can access any address in memory. The first byte is the opcode; the second and third bytes are the high and low bytes of the operand address.

When using the Motorola assembler, the programmer does not need to specify whether an instruction is direct or extended. The assembler automatically selects the shortest form of the instruction.

Freescale Semiconductor, Inc.

### 16.3.5  Indexed, No Offset

Indexed instructions with no offset are 1-byte instructions that can access data with variable addresses within the first 256 memory locations. The index register contains the low byte of the effective address of the operand. The CPU automatically uses $00 as the high byte, so these instructions can address locations $0000–$00FF.

Indexed, no offset instructions are often used to move a pointer through a table or to hold the address of a frequently used RAM or I/O location.

### 16.3.6  Indexed, 8-Bit Offset

Indexed, 8-bit offset instructions are 2-byte instructions that can access data with variable addresses within the first 511 memory locations. The CPU adds the unsigned byte in the index register to the unsigned byte following the opcode. The sum is the effective address of the operand. These instructions can access locations $0000–$01FE.

Indexed 8-bit offset instructions are useful for selecting the kth element in an n-element table. The table can begin anywhere within the first 256 memory locations and could extend as far as location 510 ($01FE). The k value is typically in the index register, and the address of the beginning of the table is in the byte following the opcode.

### 16.3.7  Indexed,16-Bit Offset

Indexed, 16-bit offset instructions are 3-byte instructions that can access data with variable addresses at any location in memory. The CPU adds the unsigned byte in the index register to the two unsigned bytes following the opcode. The sum is the effective address of the operand. The first byte after the opcode is the high byte of the 16-bit offset; the second byte is the low byte of the offset.

Indexed, 16-bit offset instructions are useful for selecting the kth element in an n-element table anywhere in memory.

As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

General Release Specification

MC68HC705CT4 — Rev. 2.0

### 16.3.8 Relative

Relative addressing is only for branch instructions. If the branch condition is true, the CPU finds the effective branch destination by adding the signed byte following the opcode to the contents of the program counter. If the branch condition is not true, the CPU goes to the next instruction. The offset is a signed, two's complement byte that gives a branching range of −128 to +127 bytes from the address of the next location after the branch instruction.

When using the Motorola assembler, the programmer does not need to calculate the offset because the assembler determines the proper offset and verifies that it is within the span of the branch.

## 16.4  Instruction Types

The MCU instructions fall into the following five categories:

- Register/Memory Instructions

- Read-Modify-Write Instructions

- Jump/Branch Instructions

- Bit Manipulation Instructions

- Control Instructions

MC68HC705CT4 — Rev. 2.0

General Release Specification

### 16.4.1 Register/Memory Instructions

These instructions operate on CPU registers and memory locations. Most of them use two operands. One operand is in either the accumulator or the index register. The CPU finds the other operand in memory.

**Table 16-1. Register/Memory Instructions**

| Instruction | Mnemonic |
|---|---|
| Add Memory Byte and Carry Bit to Accumulator | ADC |
| Add Memory Byte to Accumulator | ADD |
| AND Memory Byte with Accumulator | AND |
| Bit Test Accumulator | BIT |
| Compare Accumulator | CMP |
| Compare Index Register with Memory Byte | CPX |
| EXCLUSIVE OR Accumulator with Memory Byte | EOR |
| Load Accumulator with Memory Byte | LDA |
| Load Index Register with Memory Byte | LDX |
| Multiply | MUL |
| OR Accumulator with Memory Byte | ORA |
| Subtract Memory Byte and Carry Bit from Accumulator | SBC |
| Store Accumulator in Memory | STA |
| Store Index Register in Memory | STX |
| Subtract Memory Byte from Accumulator | SUB |

## 16.4.2 Read-Modify-Write Instructions

These instructions read a memory location or a register, modify its contents, and write the modified value back to the memory location or to the register.

*NOTE:* *Do not use read-modify-write operations on write-only registers.*

**Table 16-2. Read-Modify-Write Instructions**

| Instruction | Mnemonic |
|---|---|
| Arithmetic Shift Left (Same as LSL) | ASL |
| Arithmetic Shift Right | ASR |
| Bit Clear | BCLR[1] |
| Bit Set | BSET[1] |
| Clear Register | CLR |
| Complement (One's Complement) | COM |
| Decrement | DEC |
| Increment | INC |
| Logical Shift Left (Same as ASL) | LSL |
| Logical Shift Right | LSR |
| Negate (Two's Complement) | NEG |
| Rotate Left through Carry Bit | ROL |
| Rotate Right through Carry Bit | ROR |
| Test for Negative or Zero | TST[2] |

1. Unlike other read-modify-write instructions, BCLR and BSET use only direct addressing.

2. TST is an exception to the read-modify-write sequence because it does not write a replacement value.

### 16.4.3 Jump/Branch Instructions

Jump instructions allow the CPU to interrupt the normal sequence of the program counter. The unconditional jump instruction (JMP) and the jump-to-subroutine instruction (JSR) have no register operand. Branch instructions allow the CPU to interrupt the normal sequence of the program counter when a test condition is met. If the test condition is not met, the branch is not performed.

The BRCLR and BRSET instructions cause a branch based on the state of any readable bit in the first 256 memory locations. These 3-byte instructions use a combination of direct addressing and relative addressing. The direct address of the byte to be tested is in the byte following the opcode. The third byte is the signed offset byte. The CPU finds the effective branch destination by adding the third byte to the program counter if the specified bit tests true. The bit to be tested and its condition (set or clear) is part of the opcode. The span of branching is from –128 to +127 from the address of the next location after the branch instruction. The CPU also transfers the tested bit to the carry/borrow bit of the condition code register.

General Release Specification

MC68HC705CT4 — Rev. 2.0

124

Instruction Set

MOTOROLA

www.DataSheet4U.com

### Table 16-3. Jump and Branch Instructions

| Instruction | Mnemonic |
| --- | --- |
| Branch if Carry Bit Clear | BCC |
| Branch if Carry Bit Set | BCS |
| Branch if Equal | BEQ |
| Branch if Half-Carry Bit Clear | BHCC |
| Branch if Half-Carry Bit Set | BHCS |
| Branch if Higher | BHI |
| Branch if Higher or Same | BHS |
| Branch if $\overline{IRQ}$ Pin High | BIH |
| Branch if $\overline{IRQ}$ Pin Low | BIL |
| Branch if Lower | BLO |
| Branch if Lower or Same | BLS |
| Branch if Interrupt Mask Clear | BMC |
| Branch if Minus | BMI |
| Branch if Interrupt Mask Set | BMS |
| Branch if Not Equal | BNE |
| Branch if Plus | BPL |
| Branch Always | BRA |
| Branch if Bit Clear | BRCLR |
| Branch Never | BRN |
| Branch if Bit Set | BRSET |
| Branch to Subroutine | BSR |
| Unconditional Jump | JMP |
| Jump to Subroutine | JSR |

MC68HC705CT4 — Rev. 2.0

General Release Specification

MOTOROLA

Instruction Set

125

www.DataSheet4U.com

### 16.4.4  Bit Manipulation Instructions

The CPU can set or clear any writable bit in the first 256 bytes of memory, which includes I/O registers and on-chip RAM locations. The CPU can also test and branch based on the state of any bit in any of the first 256 memory locations.

**Table 16-4. Bit Manipulation Instructions**

| Instruction | Mnemonic |
|---|---|
| Bit Clear | BCLR |
| Branch if Bit Clear | BRCLR |
| Branch if Bit Set | BRSET |
| Bit Set | BSET |

## 16.4.5 Control Instructions

These instructions act on CPU registers and control CPU operation during program execution.

**Table 16-5. Control Instructions**

| Instruction | Mnemonic |
|---|---|
| Clear Carry Bit | CLC |
| Clear Interrupt Mask | CLI |
| No Operation | NOP |
| Reset Stack Pointer | RSP |
| Return from Interrupt | RTI |
| Return from Subroutine | RTS |
| Set Carry Bit | SEC |
| Set Interrupt Mask | SEI |
| Stop Oscillator and Enable $\overline{\text{IRQ}}$ Pin | STOP |
| Software Interrupt | SWI |
| Transfer Accumulator to Index Register | TAX |
| Transfer Index Register to Accumulator | TXA |
| Stop CPU Clock and Enable Interrupts | WAIT |

## 16.5  Instruction Set Summary

**Table 16-6. Instruction Set Summary**

| Source Form | Operation | Description | Effect on CCR | | | | | Address Mode | Opcode | Operand | Cycles |
|---|---|---|---|---|---|---|---|---|---|---|---|
| | | | H | I | N | Z | C | | | | |
| ADC #opr<br>ADC opr<br>ADC opr<br>ADC opr,X<br>ADC opr,X<br>ADC ,X | Add with Carry | A ← (A) + (M) + (C) | ↕× | — | ↕× | ↕× | ↕× | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX | A9<br>B9<br>C9<br>D9<br>E9<br>F9 | ii<br>dd<br>hh ll<br>ee ff<br>ff | 2<br>3<br>4<br>5<br>4<br>3 |
| ADD #opr<br>ADD opr<br>ADD opr<br>ADD opr,X<br>ADD opr,X<br>ADD ,X | Add without Carry | A ← (A) + (M) | ↕× | — | ↕× | ↕ | ↕ | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX | AB<br>BB<br>CB<br>DB<br>EB<br>FB | ii<br>dd<br>hh ll<br>ee ff<br>ff | 2<br>3<br>4<br>5<br>4<br>3 |
| AND #opr<br>AND opr<br>AND opr<br>AND opr,X<br>AND opr,X<br>AND ,X | Logical AND | A ← (A) ∧ (M) | — | — | ↕× | ↕ | — | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX | A4<br>B4<br>C4<br>D4<br>E4<br>F4 | ii<br>dd<br>hh ll<br>ee ff<br>ff | 2<br>3<br>4<br>5<br>4<br>3 |
| ASL opr<br>ASLA<br>ASLX<br>ASL opr,X<br>ASL ,X | Arithmetic Shift Left (Same as LSL) | ◻C ◄─ □□□□□□□□ ◄─ 0<br>　b7　　　b0 | — | — | ↕× | ↕ | ↕ | DIR<br>INH<br>INH<br>IX1<br>IX | 38<br>48<br>58<br>68<br>78 | dd<br><br><br>ff | 5<br>3<br>3<br>6<br>5 |
| ASR opr<br>ASRA<br>ASRX<br>ASR opr,X<br>ASR ,X | Arithmetic Shift Right | □□□□□□□□ ─► ◻C<br>　b7　　　b0 | — | — | ↕× | ↕ | ↕ | DIR<br>INH<br>INH<br>IX1<br>IX | 37<br>47<br>57<br>67<br>77 | dd<br><br><br>ff | 5<br>3<br>3<br>6<br>5 |
| BCC rel | Branch if Carry Bit Clear | PC ← (PC) + 2 + rel ? C = 0 | — | — | — | — | — | REL | 24 | rr | 3 |
| BCLR n opr | Clear Bit n | Mn ← 0 | — | — | — | — | — | DIR (b0)<br>DIR (b1)<br>DIR (b2)<br>DIR (b3)<br>DIR (b4)<br>DIR (b5)<br>DIR (b6)<br>DIR (b7) | 11<br>13<br>15<br>17<br>19<br>1B<br>1D<br>1F | dd<br>dd<br>dd<br>dd<br>dd<br>dd<br>dd<br>dd | 5<br>5<br>5<br>5<br>5<br>5<br>5<br>5 |
| BCS rel | Branch if Carry Bit Set (Same as BLO) | PC ← (PC) + 2 + rel ? C = 1 | — | — | — | — | — | REL | 25 | rr | 3 |
| BEQ rel | Branch if Equal | PC ← (PC) + 2 + rel ? Z = 1 | — | — | — | — | — | REL | 27 | rr | 3 |
| BHCC rel | Branch if Half-Carry Bit Clear | PC ← (PC) + 2 + rel ? H = 0 | — | — | — | — | — | REL | 28 | rr | 3 |
| BHCS rel | Branch if Half-Carry Bit Set | PC ← (PC) + 2 + rel ? H = 1 | — | — | — | — | — | REL | 29 | rr | 3 |
| BHI rel | Branch if Higher | PC ← (PC) + 2 + rel ? C ∨ Z = 0 | — | — | — | — | — | REL | 22 | rr | 3 |
| BHS rel | Branch if Higher or Same | PC ← (PC) + 2 + rel ? C = 0 | — | — | — | — | — | REL | 24 | rr | 3 |

## Table 16-6. Instruction Set Summary (Continued)

| Source Form | Operation | Description | H | I | N | Z | C | Address Mode | Opcode | Operand | Cycles |
|---|---|---|---|---|---|---|---|---|---|---|---|
| BIH *rel* | Branch if IRQ Pin High | PC ← (PC) + 2 + *rel* ? IRQ = 1 | — | — | — | — | — | REL | 2F | rr | 3 |
| BIL *rel* | Branch if IRQ Pin Low | PC ← (PC) + 2 + *rel* ? IRQ = 0 | — | — | — | — | — | REL | 2E | rr | 3 |
| BIT #*opr*<br>BIT *opr*<br>BIT *opr*<br>BIT *opr*,X<br>BIT *opr*,X<br>BIT ,X | Bit Test Accumulator with Memory Byte | (A) ∧ (M) | — | — | ↕× | ↕ | — | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX | A5<br>B5<br>C5<br>D5<br>E5<br>F5 | ii<br>dd<br>hh ll<br>ee ff<br>ff | 2<br>3<br>4<br>5<br>4<br>3 |
| BLO *rel* | Branch if Lower (Same as BCS) | PC ← (PC) + 2 + *rel* ? C = 1 | — | — | — | — | — | REL | 25 | rr | 3 |
| BLS *rel* | Branch if Lower or Same | PC ← (PC) + 2 + *rel* ? C ∨ Z = 1 | — | — | — | — | — | REL | 23 | rr | 3 |
| BMC *rel* | Branch if Interrupt Mask Clear | PC ← (PC) + 2 + *rel* ? I = 0 | — | — | — | — | — | REL | 2C | rr | 3 |
| BMI *rel* | Branch if Minus | PC ← (PC) + 2 + *rel* ? N = 1 | — | — | — | — | — | REL | 2B | rr | 3 |
| BMS *rel* | Branch if Interrupt Mask Set | PC ← (PC) + 2 + *rel* ? I = 1 | — | — | — | — | — | REL | 2D | rr | 3 |
| BNE *rel* | Branch if Not Equal | PC ← (PC) + 2 + *rel* ? Z = 0 | — | — | — | — | — | REL | 26 | rr | 3 |
| BPL *rel* | Branch if Plus | PC ← (PC) + 2 + *rel* ? N = 0 | — | — | — | — | — | REL | 2A | rr | 3 |
| BRA *rel* | Branch Always | PC ← (PC) + 2 + *rel* ? 1 = 1 | — | — | — | — | — | REL | 20 | rr | 3 |
| BRCLR *n opr rel* | Branch if Bit n Clear | PC ← (PC) + 2 + *rel* ? Mn = 0 | — | — | — | — | ↕× | DIR (b0)<br>DIR (b1)<br>DIR (b2)<br>DIR (b3)<br>DIR (b4)<br>DIR (b5)<br>DIR (b6)<br>DIR (b7) | 01<br>03<br>05<br>07<br>09<br>0B<br>0D<br>0F | dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr | 5<br>5<br>5<br>5<br>5<br>5<br>5<br>5 |
| BRN *rel* | Branch Never | PC ← (PC) + 2 + *rel* ? 1 = 0 | — | — | — | — | — | REL | 21 | rr | 3 |
| BRSET *n opr rel* | Branch if Bit n Set | PC ← (PC) + 2 + *rel* ? Mn = 1 | — | — | — | — | ↕ | DIR (b0)<br>DIR (b1)<br>DIR (b2)<br>DIR (b3)<br>DIR (b4)<br>DIR (b5)<br>DIR (b6)<br>DIR (b7) | 00<br>02<br>04<br>06<br>08<br>0A<br>0C<br>0E | dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr<br>dd rr | 5<br>5<br>5<br>5<br>5<br>5<br>5<br>5 |
| BSET *n opr* | Set Bit n | Mn ← 1 | — | — | — | — | — | DIR (b0)<br>DIR (b1)<br>DIR (b2)<br>DIR (b3)<br>DIR (b4)<br>DIR (b5)<br>DIR (b6)<br>DIR (b7) | 10<br>12<br>14<br>16<br>18<br>1A<br>1C<br>1E | dd<br>dd<br>dd<br>dd<br>dd<br>dd<br>dd<br>dd | 5<br>5<br>5<br>5<br>5<br>5<br>5<br>5 |
| BSR *rel* | Branch to Subroutine | PC ← (PC) + 2; push (PCL)<br>SP ← (SP) − 1; push (PCH)<br>SP ← (SP) − 1<br>PC ← (PC) + *rel* | — | — | — | — | — | REL | AD | rr | 6 |
| CLC | Clear Carry Bit | C ← 0 | — | — | — | — | 0 | INH | 98 | | 2 |
| CLI | Clear Interrupt Mask | I ← 0 | — | 0 | — | — | — | INH | 9A | | 2 |

## Table 16-6. Instruction Set Summary (Continued)

| Source Form | Operation | Description | H | I | N | Z | C | Address Mode | Opcode | Operand | Cycles |
|---|---|---|---|---|---|---|---|---|---|---|---|
| CLR opr<br>CLRA<br>CLRX<br>CLR opr,X<br>CLR ,X | Clear Byte | M ← $00<br>A ← $00<br>X ← $00<br>M ← $00<br>M ← $00 | — | — | 0 | 1 | — | DIR<br>INH<br>INH<br>IX1<br>IX | 3F<br>4F<br>5F<br>6F<br>7F | dd<br><br><br>ff<br> | 5<br>3<br>3<br>6<br>5 |
| CMP #opr<br>CMP opr<br>CMP opr<br>CMP opr,X<br>CMP opr,X<br>CMP ,X | Compare Accumulator with Memory Byte | (A) − (M) | — | — | ↕× | ↕ | ↕ | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX | A1<br>B1<br>C1<br>D1<br>E1<br>F1 | ii<br>dd<br>hh ll<br>ee ff<br>ff<br> | 2<br>3<br>4<br>5<br>4<br>3 |
| COM opr<br>COMA<br>COMX<br>COM opr,X<br>COM ,X | Complement Byte (One's Complement) | M ← ($\overline{M}$) = $FF − (M)<br>A ← ($\overline{A}$) = $FF − (A)<br>X ← ($\overline{X}$) = $FF − (X)<br>M ← ($\overline{M}$) = $FF − (M)<br>M ← ($\overline{M}$) = $FF − (M) | — | — | ↕× | ↕× | 1 | DIR<br>INH<br>INH<br>IX1<br>IX | 33<br>43<br>53<br>63<br>73 | dd<br><br><br>ff<br> | 5<br>3<br>3<br>6<br>5 |
| CPX #opr<br>CPX opr<br>CPX opr<br>CPX opr,X<br>CPX opr,X<br>CPX ,X | Compare Index Register with Memory Byte | (X) − (M) | — | — | ↕× | ↕× | ↕× | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX | A3<br>B3<br>C3<br>D3<br>E3<br>F3 | ii<br>dd<br>hh ll<br>ee ff<br>ff<br> | 2<br>3<br>4<br>5<br>4<br>3 |
| DEC opr<br>DECA<br>DECX<br>DEC opr,X<br>DEC ,X | Decrement Byte | M ← (M) − 1<br>A ← (A) − 1<br>X ← (X) − 1<br>M ← (M) − 1<br>M ← (M) − 1 | — | — | ↕× | ↕× | — | DIR<br>INH<br>INH<br>IX1<br>IX | 3A<br>4A<br>5A<br>6A<br>7A | dd<br><br><br>ff<br> | 5<br>3<br>3<br>6<br>5 |
| EOR #opr<br>EOR opr<br>EOR opr<br>EOR opr,X<br>EOR opr,X<br>EOR ,X | EXCLUSIVE OR Accumulator with Memory Byte | A ← (A) ⊕ (M) | — | — | ↕× | ↕ | — | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX | A8<br>B8<br>C8<br>D8<br>E8<br>F8 | ii<br>dd<br>hh ll<br>ee ff<br>ff<br> | 2<br>3<br>4<br>5<br>4<br>3 |
| INC opr<br>INCA<br>INCX<br>INC opr,X<br>INC ,X | Increment Byte | M ← (M) + 1<br>A ← (A) + 1<br>X ← (X) + 1<br>M ← (M) + 1<br>M ← (M) + 1 | — | — | ↕× | ↕× | — | DIR<br>INH<br>INH<br>IX1<br>IX | 3C<br>4C<br>5C<br>6C<br>7C | dd<br><br><br>ff<br> | 5<br>3<br>3<br>6<br>5 |
| JMP opr<br>JMP opr<br>JMP opr,X<br>JMP opr,X<br>JMP ,X | Unconditional Jump | PC ← Jump Address | — | — | — | — | — | DIR<br>EXT<br>IX2<br>IX1<br>IX | BC<br>CC<br>DC<br>EC<br>FC | dd<br>hh ll<br>ee ff<br>ff<br> | 2<br>3<br>4<br>3<br>2 |

## Table 16-6. Instruction Set Summary (Continued)

| Source Form | Operation | Description | H | I | N | Z | C | Address Mode | Opcode | Operand | Cycles |
|---|---|---|---|---|---|---|---|---|---|---|---|
| JSR opr<br>JSR opr<br>JSR opr,X<br>JSR opr,X<br>JSR ,X | Jump to Subroutine | PC ← (PC) + n (n = 1, 2, or 3)<br>Push (PCL); SP ← (SP) − 1<br>Push (PCH); SP ← (SP) − 1<br>PC ← Effective Address | — | — | — | — | — | DIR<br>EXT<br>IX2<br>IX1<br>IX | BD<br>CD<br>DD<br>ED<br>FD | dd<br>hh ll<br>ee ff<br>ff | 5<br>6<br>7<br>6<br>5 |
| LDA #opr<br>LDA opr<br>LDA opr<br>LDA opr,X<br>LDA opr,X<br>LDA ,X | Load Accumulator with Memory Byte | A ← (M) | — | — | ↕× | ↕ | | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX | A6<br>B6<br>C6<br>D6<br>E6<br>F6 | ii<br>dd<br>hh ll<br>ee ff<br>ff | 2<br>3<br>4<br>5<br>4<br>3 |
| LDX #opr<br>LDX opr<br>LDX opr<br>LDX opr,X<br>LDX opr,X<br>LDX ,X | Load Index Register with Memory Byte | X ← (M) | — | — | ↕× | ↕× | — | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX | AE<br>BE<br>CE<br>DE<br>EE<br>FE | ii<br>dd<br>hh ll<br>ee ff<br>ff | 2<br>3<br>4<br>5<br>4<br>3 |
| LSL opr<br>LSLA<br>LSLX<br>LSL opr,X<br>LSL ,X | Logical Shift Left (Same as ASL) | C ← [        ] ← 0<br>b7        b0 | — | — | ↕× | ↕ | ↕ | DIR<br>INH<br>INH<br>IX1<br>IX | 38<br>48<br>58<br>68<br>78 | dd<br><br><br>ff | 5<br>3<br>3<br>6<br>5 |
| LSR opr<br>LSRA<br>LSRX<br>LSR opr,X<br>LSR ,X | Logical Shift Right | 0 → [        ] → C<br>b7        b0 | — | — | 0 | ↕ | ↕ | DIR<br>INH<br>INH<br>IX1<br>IX | 34<br>44<br>54<br>64<br>74 | dd<br><br><br>ff | 5<br>3<br>3<br>6<br>5 |
| MUL | Unsigned Multiply | X : A ← (X) × (A) | 0 | — | — | — | 0 | INH | 42 | | 11 |
| NEG opr<br>NEGA<br>NEGX<br>NEG opr,X<br>NEG ,X | Negate Byte (Two's Complement) | M ← −(M) = $00 − (M)<br>A ← −(A) = $00 − (A)<br>X ← −(X) = $00 − (X)<br>M ← −(M) = $00 − (M)<br>M ← −(M) = $00 − (M) | — | — | ↕× | ↕ | ↕ | DIR<br>INH<br>INH<br>IX1<br>IX | 30<br>40<br>50<br>60<br>70 | dd<br><br><br>ff | 5<br>3<br>3<br>6<br>5 |
| NOP | No Operation | | — | — | — | — | — | INH | 9D | | 2 |
| ORA #opr<br>ORA opr<br>ORA opr<br>ORA opr,X<br>ORA opr,X<br>ORA ,X | Logical OR Accumulator with Memory | A ← (A) ∨ (M) | — | — | ↕× | ↕ | | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX | AA<br>BA<br>CA<br>DA<br>EA<br>FA | ii<br>dd<br>hh ll<br>ee ff<br>ff | 2<br>3<br>4<br>5<br>4<br>3 |
| ROL opr<br>ROLA<br>ROLX<br>ROL opr,X<br>ROL ,X | Rotate Byte Left through Carry Bit | C ← [        ] ←<br>b7        b0 | — | — | ↕× | ↕ | ↕ | DIR<br>INH<br>INH<br>IX1<br>IX | 39<br>49<br>59<br>69<br>79 | dd<br><br><br>ff | 5<br>3<br>3<br>6<br>5 |

---

MC68HC705CT4 — Rev. 2.0

General Release Specification

## Table 16-6. Instruction Set Summary (Continued)

| Source Form | Operation | Description | H | I | N | Z | C | Address Mode | Opcode | Operand | Cycles |
|---|---|---|---|---|---|---|---|---|---|---|---|
| ROR opr<br>RORA<br>RORX<br>ROR opr,X<br>ROR ,X | Rotate Byte Right through Carry Bit | → [ b7 ... b0 ] → C | — | — | ↕✗ | ↕ | ↕ | DIR<br>INH<br>INH<br>IX1<br>IX | 36<br>46<br>56<br>66<br>76 | dd<br><br><br>ff | 5<br>3<br>3<br>6<br>5 |
| RSP | Reset Stack Pointer | SP ← $00FF | — | — | — | — | — | INH | 9C | | 2 |
| RTI | Return from Interrupt | SP ← (SP) + 1; Pull (CCR)<br>SP ← (SP) + 1; Pull (A)<br>SP ← (SP) + 1; Pull (X)<br>SP ← (SP) + 1; Pull (PCH)<br>SP ← (SP) + 1; Pull (PCL) | ↕✗ | ↕ | ↕ | ↕ | ↕ | INH | 80 | | 9 |
| RTS | Return from Subroutine | SP ← (SP) + 1; Pull (PCH)<br>SP ← (SP) + 1; Pull (PCL) | — | — | — | — | — | INH | 81 | | 6 |
| SBC #opr<br>SBC opr<br>SBC opr<br>SBC opr,X<br>SBC opr,X<br>SBC ,X | Subtract Memory Byte and Carry Bit from Accumulator | A ← (A) − (M) − (C) | — | — | ✗ | ↕ | ↕ | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX | A2<br>B2<br>C2<br>D2<br>E2<br>F2 | ii<br>dd<br>hh ll<br>ee ff<br>ff | 2<br>3<br>4<br>5<br>4<br>3 |
| SEC | Set Carry Bit | C ← 1 | — | — | — | — | 1 | INH | 99 | | 2 |
| SEI | Set Interrupt Mask | I ← 1 | — | 1 | — | — | — | INH | 9B | | 2 |
| STA opr<br>STA opr<br>STA opr,X<br>STA opr,X<br>STA ,X | Store Accumulator in Memory | M ← (A) | — | — | ↕✗ | ↕ | — | DIR<br>EXT<br>IX2<br>IX1<br>IX | B7<br>C7<br>D7<br>E7<br>F7 | dd<br>hh ll<br>ee ff<br>ff | 4<br>5<br>6<br>5<br>4 |
| STOP | Stop Oscillator and Enable IRQ Pin | | — | 0 | — | — | — | INH | 8E | | 2 |
| STX opr<br>STX opr<br>STX opr,X<br>STX opr,X<br>STX ,X | Store Index Register In Memory | M ← (X) | — | — | ↕✗ | ↕ | — | DIR<br>EXT<br>IX2<br>IX1<br>IX | BF<br>CF<br>DF<br>EF<br>FF | dd<br>hh ll<br>ee ff<br>ff | 4<br>5<br>6<br>5<br>4 |
| SUB #opr<br>SUB opr<br>SUB opr<br>SUB opr,X<br>SUB opr,X<br>SUB ,X | Subtract Memory Byte from Accumulator | A ← (A) − (M) | — | — | ↕ | ↕ | ↕ | IMM<br>DIR<br>EXT<br>IX2<br>IX1<br>IX | A0<br>B0<br>C0<br>D0<br>E0<br>F0 | ii<br>dd<br>hh ll<br>ee ff<br>ff | 2<br>3<br>4<br>5<br>4<br>3 |
| SWI | Software Interrupt | PC ← (PC) + 1; Push (PCL)<br>SP ← (SP) − 1; Push (PCH)<br>SP ← (SP) − 1; Push (X)<br>SP ← (SP) − 1; Push (A)<br>SP ← (SP) − 1; Push (CCR)<br>SP ← (SP) − 1; I ← 1<br>PCH ← Interrupt Vector High Byte<br>PCL ← Interrupt Vector Low Byte | — | 1 | — | — | — | INH | 83 | | 10 |
| TAX | Transfer Accumulator to Index Register | X ← (A) | — | — | — | — | — | INH | 97 | | 2 |

General Release Specification

MC68HC705CT4 — Rev. 2.0

132

Instruction Set

MOTOROLA

www.DataSheet4U.com

## Table 16-6. Instruction Set Summary (Continued)

| Source Form | Operation | Description | Effect on CCR | | | | | Address Mode | Opcode | Operand | Cycles |
|---|---|---|---|---|---|---|---|---|---|---|---|
| | | | H | I | N | Z | C | | | | |
| TST *opr*<br>TSTA<br>TSTX<br>TST *opr*,X<br>TST ,X | Test Memory Byte for Negative or Zero | (M) − $00 | — | — | ↕ | ↕ | — | DIR<br>INH<br>INH<br>IX1<br>IX | 3D<br>4D<br>5D<br>6D<br>7D | dd<br><br><br>ff<br> | 4<br>3<br>3<br>5<br>4 |
| TXA | Transfer Index Register to Accumulator | A ← (X) | — | — | — | — | — | INH | 9F | | 2 |
| WAIT | Stop CPU Clock and Enable Interrupts | | — | 0 | — | — | — | INH | 8F | | 2 |

| | | | | | |
|---|---|---|---|---|---|
| A | Accumulator | | *opr* | Operand (one or two bytes) | |
| C | Carry/borrow flag | | PC | Program counter | |
| CCR | Condition code register | | PCH | Program counter high byte | |
| dd | Direct address of operand | | PCL | Program counter low byte | |
| dd rr | Direct address of operand and relative offset of branch instruction | | REL | Relative addressing mode | |
| DIR | Direct addressing mode | | *rel* | Relative program counter offset byte | |
| ee ff | High and low bytes of offset in indexed, 16-bit offset addressing | | rr | Relative program counter offset byte | |
| EXT | Extended addressing mode | | SP | Stack pointer | |
| ff | Offset byte in indexed, 8-bit offset addressing | | X | Index register | |
| H | Half-carry flag | | Z | Zero flag | |
| hh ll | High and low bytes of operand address in extended addressing | | # | Immediate value | |
| I | Interrupt mask | | ∧ | Logical AND | |
| ii | Immediate operand byte | | ∨ | Logical OR | |
| IMM | Immediate addressing mode | | ⊕ | Logical EXCLUSIVE OR | |
| INH | Inherent addressing mode | | ( ) | Contents of | |
| IX | Indexed, no offset addressing mode | | −( ) | Negation (two's complement) | |
| IX1 | Indexed, 8-bit offset addressing mode | | ← | Loaded with | |
| IX2 | Indexed, 16-bit offset addressing mode | | ? | If | |
| M | Memory location | | : | Concatenated with | |
| N | Negative flag | | ↕ | Set or cleared | |
| *n* | Any bit | | — | Not affected | |

Freescale Semiconductor, Inc.

## Table 16-7. Opcode Map

Legend (each cell): MNEMONIC ADDRESSING-MODE (cycles, bytes)

| MSB→ / LSB↓ | 0 Bit Manip DIR | 1 Bit Manip DIR | 2 Branch REL | 3 RMW DIR | 4 RMW INH | 5 RMW INH | 6 RMW IX1 | 7 RMW IX | 8 Control INH | 9 Control INH | A Reg/Mem IMM | B Reg/Mem DIR | C Reg/Mem EXT | D Reg/Mem IX2 | E Reg/Mem IX1 | F Reg/Mem IX |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 | BRSET0 DIR (5,3) | BSET0 DIR (5,2) | BRA REL (3,2) | NEG DIR (5,2) | NEGA INH (3,1) | NEGX INH (3,1) | NEG IX1 (6,2) | NEG IX (5,1) | RTI INH (9,1) | | SUB IMM (2,2) | SUB DIR (3,2) | SUB EXT (4,3) | SUB IX2 (5,3) | SUB IX1 (4,2) | SUB IX (3,1) |
| 1 | BRCLR0 DIR (5,3) | BCLR0 DIR (5,2) | BRN REL (3,2) | | | | | | RTS INH (6,1) | | CMP IMM (2,2) | CMP DIR (3,2) | CMP EXT (4,3) | CMP IX2 (5,3) | CMP IX1 (4,2) | CMP IX (3,1) |
| 2 | BRSET1 DIR (5,3) | BSET1 DIR (5,2) | BHI REL (3,2) | | MUL INH (11,1) | | | | SWI INH (10,1) | | SBC IMM (2,2) | SBC DIR (3,2) | SBC EXT (4,3) | SBC IX2 (5,3) | SBC IX1 (4,2) | SBC IX (3,1) |
| 3 | BRCLR1 DIR (5,3) | BCLR1 DIR (5,2) | BLS REL (3,2) | COM DIR (5,2) | COMA INH (3,1) | COMX INH (3,1) | COM IX1 (6,2) | COM IX (5,1) | | | CPX IMM (2,2) | CPX DIR (3,2) | CPX EXT (4,3) | CPX IX2 (5,3) | CPX IX1 (4,2) | CPX IX (3,1) |
| 4 | BRSET2 DIR (5,3) | BSET2 DIR (5,2) | BCC REL (3,2) | LSR DIR (5,2) | LSRA INH (3,1) | LSRX INH (3,1) | LSR IX1 (6,2) | LSR IX (5,1) | | | AND IMM (2,2) | AND DIR (3,2) | AND EXT (4,3) | AND IX2 (5,3) | AND IX1 (4,2) | AND IX (3,1) |
| 5 | BRCLR2 DIR (5,3) | BCLR2 DIR (5,2) | BCS/BLO REL (3,2) | | | | | | | | BIT IMM (2,2) | BIT DIR (3,2) | BIT EXT (4,3) | BIT IX2 (5,3) | BIT IX1 (4,2) | BIT IX (3,1) |
| 6 | BRSET3 DIR (5,3) | BSET3 DIR (5,2) | BNE REL (3,2) | ROR DIR (5,2) | RORA INH (3,1) | RORX INH (3,1) | ROR IX1 (6,2) | ROR IX (5,1) | | | LDA IMM (2,2) | LDA DIR (3,2) | LDA EXT (4,3) | LDA IX2 (5,3) | LDA IX1 (4,2) | LDA IX (3,1) |
| 7 | BRCLR3 DIR (5,3) | BCLR3 DIR (5,2) | BEQ REL (3,2) | ASR DIR (5,2) | ASRA INH (3,1) | ASRX INH (3,1) | ASR IX1 (6,2) | ASR IX (5,1) | | TAX INH (2,1) | | STA DIR (4,2) | STA EXT (5,3) | STA IX2 (6,3) | STA IX1 (5,2) | STA IX (4,1) |
| 8 | BRSET4 DIR (5,3) | BSET4 DIR (5,2) | BHCC REL (3,2) | ASL/LSL DIR (5,2) | ASLA/LSLA INH (3,1) | ASLX/LSLX INH (3,1) | ASL/LSL IX1 (6,2) | ASL/LSL IX (5,1) | | CLC INH (2,1) | EOR IMM (2,2) | EOR DIR (3,2) | EOR EXT (4,3) | EOR IX2 (5,3) | EOR IX1 (4,2) | EOR IX (3,1) |
| 9 | BRCLR4 DIR (5,3) | BCLR4 DIR (5,2) | BHCS REL (3,2) | ROL DIR (5,2) | ROLA INH (3,1) | ROLX INH (3,1) | ROL IX1 (6,2) | ROL IX (5,1) | | SEC INH (2,1) | ADC IMM (2,2) | ADC DIR (3,2) | ADC EXT (4,3) | ADC IX2 (5,3) | ADC IX1 (4,2) | ADC IX (3,1) |
| A | BRSET5 DIR (5,3) | BSET5 DIR (5,2) | BPL REL (3,2) | DEC DIR (5,2) | DECA INH (3,1) | DECX INH (3,1) | DEC IX1 (6,2) | DEC IX (5,1) | | CLI INH (2,1) | ORA IMM (2,2) | ORA DIR (3,2) | ORA EXT (4,3) | ORA IX2 (5,3) | ORA IX1 (4,2) | ORA IX (3,1) |
| B | BRCLR5 DIR (5,3) | BCLR5 DIR (5,2) | BMI REL (3,2) | | | | | | | SEI INH (2,1) | ADD IMM (2,2) | ADD DIR (3,2) | ADD EXT (4,3) | ADD IX2 (5,3) | ADD IX1 (4,2) | ADD IX (3,1) |
| C | BRSET6 DIR (5,3) | BSET6 DIR (5,2) | BMC REL (3,2) | INC DIR (5,2) | INCA INH (3,1) | INCX INH (3,1) | INC IX1 (6,2) | INC IX (5,1) | | RSP INH (2,1) | | JMP DIR (2,2) | JMP EXT (3,3) | JMP IX2 (4,3) | JMP IX1 (3,2) | JMP IX (2,1) |
| D | BRCLR6 DIR (5,3) | BCLR6 DIR (5,2) | BMS REL (3,2) | TST DIR (4,2) | TSTA INH (3,1) | TSTX INH (3,1) | TST IX1 (5,2) | TST IX (4,1) | | NOP INH (2,1) | BSR REL (6,2) | JSR DIR (5,2) | JSR EXT (6,3) | JSR IX2 (7,3) | JSR IX1 (6,2) | JSR IX (5,1) |
| E | BRSET7 DIR (5,3) | BSET7 DIR (5,2) | BIL REL (3,2) | | | | | | STOP INH (2,1) | | LDX IMM (2,2) | LDX DIR (3,2) | LDX EXT (4,3) | LDX IX2 (5,3) | LDX IX1 (4,2) | LDX IX (3,1) |
| F | BRCLR7 DIR (5,3) | BCLR7 DIR (5,2) | BIH REL (3,2) | CLR DIR (5,2) | CLRA INH (3,1) | CLRX INH (3,1) | CLR IX1 (6,2) | CLR IX (5,1) | WAIT INH (2,1) | TXA INH (2,1) | | STX DIR (4,2) | STX EXT (5,3) | STX IX2 (6,3) | STX IX1 (5,2) | STX IX (4,1) |

Legend / key:

| MSB / LSB | 0 |
|---|---|
| 0 | BRSET0 DIR — cycles 5, bytes 3 |

MSB of Opcode in Hexadecimal
Number of Cycles
Opcode Mnemonic
Number of Bytes/Addressing Mode

LSB of Opcode in Hexadecimal

INH = Inherent
IMM = Immediate
DIR = Direct
EXT = Extended

REL = Relative
IX = Indexed, No Offset
IX1 = Indexed, 8-Bit Offset
IX2 = Indexed, 16-Bit Offset

www.DataSheet4U.com

# Section 17. Electrical Specifications

## 17.1 Contents

## 17.2 Introduction

This section contains the electrical and timing specifications.

www.DataSheet4U.com

## 17.3  Maximum Ratings

Maximum ratings are the extreme limits to which the MCU can be exposed without permanently damaging it.

The MCU contains circuitry to protect the inputs against damage from high static voltages; however, do not apply voltages higher than those shown in the table below. Keep $V_{IN}$ and $V_{OUT}$ within the range $V_{SS} \leq (V_{IN}$ or $V_{OUT}) \leq V_{DD}$. Connect unused inputs to the appropriate voltage level, either $V_{SS}$ or $V_{DD}$.

| Rating | Symbol | Value | Unit |
|---|---|---|---|
| Supply Voltage | $V_{DD}$ | −0.3 to +7.0 | V |
| Input Voltage | $V_{IN}$ | $V_{SS}$ −0.3 to $V_{DD}$ + 0.3 | V |
| Bootloader Mode ($\overline{IRQ}$ Pin Only) | $V_{IN}$ | $V_{SS}$ −0.3 to 2 x $V_{DD}$ + 0.3 | |
| Current Drain Per Pin Excluding $V_{DD}$ and $V_{SS}$ | I | 25 | mA |
| Operating Junction Temperature | $T_J$ | +150 | °C |
| Storage Temperature Range | $T_{stg}$ | −65 to +150 | °C |

*NOTE:*  *This device is not guaranteed to operate properly at the maximum ratings. Refer to* ***17.6 5.0 V DC Electrical Characteristics*** *and* ***17.7 3.3 V DC Electrical Characteristics*** *for guaranteed operating conditions.*

**Freescale Semiconductor, Inc.**

## 17.4  Operating Range

| Characteristic | Symbol | Value | Unit |
|---|---|---|---|
| Operating Temperature Range<br>  MC68HC705CT4 (Standard) | $T_A$ | $T_L$ to $T_H$<br>0 to +70 | °C |

## 17.5  Thermal Characteristics

| Characteristic | Symbol | Value | Unit |
|---|---|---|---|
| Thermal Resistance<br>  Plastic Dual In-Line Package | $\theta_{JA}$ | 70 | °C/W |

## 17.6  5.0 V DC Electrical Characteristics

| Characteristic | Symbol | Min | Typ | Max | Unit |
|---|---|---|---|---|---|
| Output Voltage<br>$I_{Load}$ = 10.0 µA<br>$I_{Load}$ = −10.0 µA | $V_{OL}$<br>$V_{OH}$ | —<br>$V_{DD}$ −0.1 | —<br>— | 0.1<br>— | V |
| Output High Voltage<br>($I_{Load}$ −−0.8 mA) Port A, Port B, Port C, Port D | $V_{OH}$ | $V_{DD}$ −0.8 | — | — | V |
| Output Low Voltage<br>($I_{Load}$ = 1.6 mA) Port A, Port B, Port C, Port D | $V_{OL}$ | — | — | 0.4 | V |
| Input High Voltage<br>Port A, Port B, Port C, Port D, $\overline{IRQ}$, $\overline{RE3.5SET}$, OSC1 | $V_{IH}$ | 0.7 x $V_{DD}$ | — | $V_{DD}$ | V |
| Input Low Voltage<br>Port A, Port B, Port C, Port D, $\overline{IRQ}$, $\overline{RESET}$, OSC1 | $V_{IL}$ | $V_{SS}$ | — | 0.3 x $V_{DD}$ | V |
| Input Hysteresis<br>TCAP, $\overline{RESET}$, $\overline{IRQ}$, PD4/SCK | $V_{HYST}$ | 0.8 | 0.9 | 1 | V |
| EPROM Programming Voltage | $V_{PP}$ | 14.5 | — | 15.5 | V |
| Supply Current (see Notes)<br>Run<br>Wait<br>Stop<br>  25 °C<br>  0 °C to +70 °C | $I_{DD}$ | —<br>—<br><br>—<br>— | 3<br>0.3<br><br>10<br>20 | 10<br>1<br><br>25<br>30 | mA<br>mA<br><br>µA<br>µA |
| Supply Current (see Notes)<br>Run<br>Wait<br>Stop<br>  25 °C<br>  0 °C to +70 °C | $I_{DD2}$ | —<br>—<br><br>—<br>— | 1.5<br>0.5<br><br>200<br>250 | 3<br>1.3<br><br>300<br>350 | mA<br>mA<br><br>µA<br>µA |
| I/O Ports Hi-Z Leakage Current<br>Port A, Port B, Port D | $I_{OZ}$ | — | — | 5 | µA |
| Input Current<br>$\overline{RESET}$, $\overline{IRQ}$, OSC1<br>PC0–PC7 with Pullups Enabled | $I_{IN}$ | —<br>−20 | —<br>−125 | 10<br>−250 | µA |
| Capacitance<br>Ports (as Input or Output)<br>$\overline{RESET}$, $\overline{IRQ}$ | $C_{OUT}$<br>$C_{INT}$ | —<br>— | —<br>— | 12<br>8 | pF |

NOTES:
1. $V_{DD}$ = 5.0 Vdc ±10%, $V_{SS}$ = 0 Vdc, $T_A$ = 0 °C to +70 °C, unless otherwise noted
2. All values shown reflect average measurements.
3. Typical values at midpoint of voltage range, 25 °C only
4. Wait $I_{DD}$ and $I_{DD2}$ : Only timer system active.
5. Run (operating) $I_{DD}$, $I_{DD2}$, Wait $I_{DD}$, and $I_{DD2}$: Measured using external square wave clock source ($f_{OSC}$ = 10.24 MHz); all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs; $C_L$ = 20 pF on OSC2
6. Wait, stop $I_{DD}$: All ports configured as inputs, $V_{IL}$ = 0.2 V, $V_{IH}$ = $V_{DD}$ −0.2 V
7. Stop $I_{DD}$ and $I_{DD2}$ are measured with OSC1 = $V_{SS}$.
8. Wait $I_{DD}$ and $I_{DD2}$ are affected linearly by the OSC2 capacitance.
9. Run, wait, and stop $I_{DD2}$ are measured directly off the $V_{DD2}$ power supply.

General Release Specification

MC68HC705CT4 — Rev. 2.0

138

Electrical Specifications

www.DataSheet4U.com

MOTOROLA

## 17.7  3.3 V DC Electrical Characteristics

| Characteristic | Symbol | Min | Typ | Max | Unit |
|---|---|---|---|---|---|
| Output Voltage<br>$I_{Load}$ = 10.0 μA<br>$I_{Load}$ = −10.0 μA | $V_{OL}$<br>$V_{OH}$ | —<br>$V_{DD}$ −0.1 | —<br>— | 0.1<br>— | V |
| Output High Voltage<br>($I_{Load}$ −0.2 mA) Port A, Port B, Port C, Port D | $V_{OH}$ | $V_{DD}$ −0.3 | — | — | V |
| Output Low Voltage<br>($I_{Load}$ = 1.6 mA) Port A, Port B, Port C, Port D | $V_{OL}$ | — | — | 0.3 | V |
| Input High Voltage<br>Port A, Port B, Port C, Port D, $\overline{IRQ}$, $\overline{RESET}$, OSC1 | $V_{IH}$ | 0.7 x $V_{DD}$ | — | $V_{DD}$ | V |
| Input Low Voltage<br>Port A, Port B, Port C, Port D, $\overline{IRQ}$, $\overline{RESET}$, OSC1 | $V_{IL}$ | $V_{SS}$ | — | 0.3 x $V_{DD}$ | V |
| EPROM Programming Voltage | $V_{PP}$ | 14.5 | — | 15.5 | V |
| Supply Current (see Notes)<br>Run<br>Wait<br>Stop<br>  25 °C<br>  0 °C to +70 °C | $I_{DD}$ | —<br>—<br><br>—<br>— | 1.5<br>0.15<br><br>5<br>10 | 5<br>0.5<br><br>12<br>15 | mA<br>mA<br><br>μA<br>μA |
| Supply Current (see Notes)<br>Run<br>Wait<br>Stop<br>  25 °C<br>  0 °C to +70 °C | $I_{DD2}$ | —<br>—<br><br>—<br>— | 0.5<br>0.3<br><br>100<br>125 | 2<br>0.8<br><br>150<br>175 | mA<br>mA<br><br>μA<br>μA |
| I/O Ports Hi-Z Leakage Current<br>Port A, Port B, Port D | $I_{OZ}$ | — | — | 5 | μA |
| Input Current<br>$\overline{RESET}$, $\overline{IRQ}$, OSC1<br>PC0–PC7 with Pullups Enabled | $I_{IN}$ | —<br>−20 | —<br>−50 | 10<br>−125 | μA |
| Capacitance<br>Ports (as Input or Output)<br>$\overline{RESET}$, $\overline{IRQ}$ | $C_{OUT}$<br>$C_{INT}$ | —<br>— | —<br>— | 12<br>8 | pF |

NOTES:
1. $V_{DD}$ = 3.3 Vdc ±10%, $V_{SS}$ = 0 Vdc, $T_A$ = 0 °C to +70 °C, unless otherwise noted
2. All values shown reflect average measurements.
3. Typical values at midpoint of voltage range, 25 °C only
4. Wait $I_{DD}$ and $I_{DD2}$ : Only timer system active.
5. Run (operating) $I_{DD}$, $I_{DD2}$, Wait $I_{DD}$, and $I_{DD2}$: Measured using external square wave clock source ($f_{OSC}$ = 10.24 MHz); all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs; $C_L$ = 20 pF on OSC2
6. Wait, stop $I_{DD}$: All ports configured as inputs, $V_{IL}$ = 0.2 V, $V_{IH}$ = $V_{DD}$ −0.2 V
7. Stop $I_{DD}$ and $I_{DD2}$ are measured with OSC1 = $V_{SS}$.
8. Wait $I_{DD}$ and $I_{DD2}$ are affected linearly by the OSC2 capacitance.
9. Run, wait, and stop $I_{DD2}$ are measured directly off the $V_{DD2}$ power supply.

---

MC68HC705CT4 — Rev. 2.0　　　　　　　　　　　　　　　　　General Release Specification

**For More Information On This Product,**
**Go to: www.freescale.com**

## 17.8  3.3 V and 5.0 V Control Timing

| Characteristic | Symbol | Min | Max | Unit |
|---|---|---|---|---|
| Frequency of Operation<br>  Crystal<br>  External Clock | $f_{OSC}$ | —<br>dc | 10.24<br>10.24 | MHz |
| Internal Operating Frequency<br>  Crystal ($f_{OSC}$ /5)<br>  External Clock ($f_{OSC}$ /5) | $f_{OP}$ | —<br>dc | 2.048<br>2.048 | MHz |
| Cycle Time | $t_{CYC}$ | 488 | — | ns |
| Crystal Oscillator Startup Time | $t_{OXOV}$ | — | 100 | ms |
| Stop Recovery Startup Time (Crystal Oscillator) | $t_{ILCH}$ | — | 100 | ms |
| $\overline{\text{RESET}}$ Pulse Width | $t_{RL}$ | 1.5 | — | $t_{CYC}$ |
| Interrupt Pulse Width Low (Edge-Triggered) | $t_{ILIH}$ | 125 | — | ns |
| Interrupt Pulse Period | $t_{ILIL}$ | (Note 2) | — | $t_{CYC}$ |
| OSC1 Pulse Width | $t_{OH}$,$t_{OL}$ | 90 | — | ns |
| EPROM Byte Programming Time | $t_{EPGM}$ | — | 10.0 | ms |

NOTES:

1. $V_{DD}$ = 3.0 to 5.5 Vdc, $V_{SS}$ = 0 Vdc, $T_A$ = 0 $^{o}$C to +70 $^{o}$C, unless otherwise noted

2. The minimum period $t_{ILIL}$, should not be less than the number of cycle times it takes to execute the interrupt service routine plus 2T $t_{CYC}$.

## 17.9  Comparators

| Characteristic | Symbol | Min | Max | Unit |
|---|---|---|---|---|
| Input Voltage Range (see Note 2) | $V_{INT}$ | $V_{SS}$ −0.5 | $V_{DD}$ +0.5 | V |
| Voltage Comparator Propagation Time Measured at 100 mV Overdrive (see Note 3) | $t_{COMP}$ | — | 10 | μs |
| Common Mode Range (see Note 4) | $V_{COM}$ | $V_{SS}$ +1.5 | $V_{DD}$ −0.5 | V |
| Offset (see Note 5) | $V_{OFF}$ | — | ± 20 | mV |
| Comparator Enable Time (see Note 6) | $t_{CEN}$ | — | 100 | ms |
| Input Current $V_{SS} \leq V_{IN} \leq V_{DD}$ | $I_{IN}$ | — | 1 | μA |
| Input Current $V_{IN} \leq V_{SS}$ | $I_{IN}$ | — | 4.0 | mA |
| Gain Bandwidth Product | | — | 10 | kHz |
| Slew Rate | SR | 5 | — | V/μs |
| Saturation Voltage ($I_{OUT}$ = −5 mA) | $V_{SAT}$ | — | 0.5 | V |
| Internal Voltage Reference CMP− | $V_{REF}$ | x 90% | x 110% | (2/3) $V_{DD}$ |

NOTES:
1. $V_{DD}$ = 3.3 Vdc ±10%, $V_{SS}$ = 0 Vdc, $T_A$ = 0 °C to +70 °C, unless otherwise noted
2. The comparator is guaranteed to function over the specified input voltage range with no erroneous outputs.
3. Signal propagation time through the comparators measured with 100 mv of overdrive.
4. Comparator is guaranteed to meet specifications; for example, SR, $t_{COMP}$, and $V_{OFF.}$
5. Input offset voltage is guaranteed over the temperature range.
6. Enable time is the time from enabling the comparator with the CEN bit until the comparator is fully functional.

## 17.10  PWM Timing

| Characteristic | Symbol | Min | Max | Unit |
|---|---|---|---|---|
| PWM Rise Time | $t_{PWMR}$ | 15 | 35 | ns |
| PWM Fall Time | $t_{PWMR}$ | 15 | 35 | ns |

## 17.11  PLL Signal Input

| Characteristic | Symbol | Min | Max | Unit |
|---|---|---|---|---|
| Input Voltage on FINTX and FINRX (peak-to-peak) | $V_{VCO}$ | 200 | — | $mV_{p-p}$ |
| Input Frequency on FINTX and FINRX | $f_{VCO}$ | — | 60 | MHz |

MC68HC705CT4 — Rev. 2.0
General Release Specification

MOTOROLA
Electrical Specifications
141
www.DataSheet4U.com

**For More Information On This Product,**
**Go to: www.freescale.com**

NOTES:
1. Represents the internal gating of the OSC1 pin
2. $\overline{IRQ}$ pin edge-sensitive mask option
3. $\overline{IRQ}$ pin level- and edge-sensitive mask option
4. $\overline{RESET}$ vector address shown for timing example

**Figure 17-1. Stop Recovery Timing Diagram**

# Section 18.  Mechanical Specifications

## 18.1  Contents

## 18.2  Introduction

The MC68HC705CT4 is available in a 44-pin plastic-leaded chip carrier (PLCC) and a 44-pin quad flat pack (QFP). Package dimensions are provided in this section.

The following figures show the latest package information at the time of this publication. To make sure that you have the latest package specifications, contact one of the following:

- Local Motorola Sales Office

- Motorola Fax Back System (Mfax™)
    - Phone 1-602-244-6609
    - EMAIL RMFAX0@email.sps.mot.com; http://sps.motorola.com/mfax/

- Worldwide Web (wwweb) home page at http://motorola.com/sps/

Follow Mfax or wwweb on-line instructions to retrieve the current mechanical specifications.

www.DataSheet4U.com

www.DataSheet4U.com

## 18.3  44-Lead Plastic-Leaded Chip Carrier (Case 777-02)



VIEW D-D

VIEW S

VIEW S

NOTES:
1. DATUMS -L-, -M-, AND -N- ARE DETERMINED WHERE TOP OF LEAD SHOLDERS EXITS PLASTIC BODY AT MOLD PARTING LINE.
2. DIMENSION G1, TRUE POSITION TO BE MEASURED AT DATUM -T-, SEATING PLANE.
3. DIMENSION R AND U DO NOT INCLUDE MOLD FLASH. ALLOWABLE MOLD FLASH IS 0.010 (0.25) PER SIDE.
4. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
5. CONTROLLING DIMENSION: INCH.
6. THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM BY UP TO 0.012 (0.300). DIMENSIONS R AND U ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY EXCLUSIVE OF THE MOLD FLASH, TIE BAR BURRS, GATE BURRS AND INTERLEAD FLASH, BUT INCLUDING ANY MISMATCH BETWEEN THE TOP AND BOTTOM OF THE PLASTIC BODY.
7. DIMINSION H DOES NOT INCLUDE DAMBAR PROTRUSION OR INTRUSION. THE DAMBAR PROTUSION(S) SHALL NOT CAUSE THE H DIMINSION TO BE GREATER THAN 0.037 (0.940146). THE DAMBAR INTRUSION(S) SHALL NOT CAUSE THE H DIMINISION TO SMALLER THAN 0.025 (0.635).

| DIM | INCHES | | MILLIMETERS | |
|-----|-----|-----|-----|-----|
| | MIN | MAX | MIN | MAX |
| A | 0.685 | 0.695 | 17.40 | 17.65 |
| B | 0.685 | 0.695 | 17.40 | 17.65 |
| C | 0.165 | 0.180 | 4.20 | 4.57 |
| E | 0.090 | 0.110 | 2.29 | 2.79 |
| F | 0.013 | 0.019 | 0.33 | 0.48 |
| G | 0.050 BSC | | 1.27 BSC | |
| H | 0.026 | 0.032 | 0.66 | 0.81 |
| J | 0.020 | — | 0.51 | — |
| K | 0.025 | — | 0.64 | — |
| R | 0.650 | 0.656 | 16.51 | 16.66 |
| U | 0.650 | 0.656 | 16.51 | 16.66 |
| V | 0.042 | 0.048 | 1.07 | 1.21 |
| W | 0.042 | 0.048 | 1.07 | 1.21 |
| X | 0.042 | 0.056 | 1.07 | 1.42 |
| Y | — | 0.020 | — | 0.50 |
| Z | 2° | 10° | 2° | 10° |
| G1 | 0.610 | 0.630 | 15.50 | 16.00 |
| K1 | 0.040 | — | 1.02 | — |

144

Mechanical Specifications

MOTOROLA

www.DataSheet4U.com

**For More Information On This Product,**
**Go to: www.freescale.com**

## 18.4  44-Lead Quad Flat Pack (Case 824A-01)



DETAIL A

DETAIL A

$\boxed{\oplus}$ 0.20 (0.008) $\boxed{M}$ C A–B $\boxed{S}$ D $\boxed{S}$
$\boxed{\perp}$ 0.05 (0.002) A–B

$\boxed{\oplus}$ 0.20 (0.008) $\boxed{M}$ H A–B $\boxed{S}$ D $\boxed{S}$

SECTION B–B

BASE METAL

$\boxed{\oplus}$ 0.20 (0.008) $\boxed{M}$ C A–B $\boxed{S}$ D $\boxed{S}$

DETAIL C

DATUM PLANE -H-

$\boxed{\cap}$ 0.01 (0.004)

DETAIL C

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DATUM PLANE -H- IS LOCATED AT BOTTOM OF LEAD AND IS COINCIDENT WITH THE LEAD WHERE THE LEAD EXITS THE PLASTIC BODY AT THE BOTTOM OF THE PARTING LINE.
4. DATUMS -A-, -B- AND -D- TO BE DETERMINED AT DATUM PLANE -H-.
5. DIMENSIONS S AND V TO BE DETERMINED AT SEATING PLANE -C-.
6. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 (0.010) PER SIDE. DIMENSIONS A AND B DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE -H-.
7. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.

| DIM | MILLIMETERS | | INCHES | |
|-----|-----|-----|-----|-----|
| | MIN | MAX | MIN | MAX |
| A | 9.90 | 10.10 | 0.390 | 0.398 |
| B | 9.90 | 10.10 | 0.390 | 0.398 |
| C | 2.10 | 2.45 | 0.083 | 0.096 |
| D | 0.30 | 0.45 | 0.012 | 0.018 |
| E | 2.00 | 2.10 | 0.079 | 0.083 |
| F | 0.30 | 0.40 | 0.012 | 0.016 |
| G | 0.80 BSC | | 0.031 BSC | |
| H | — | 0.25 | — | 0.010 |
| J | 0.13 | 0.23 | 0.005 | 0.009 |
| K | 0.65 | 0.95 | 0.026 | 0.037 |
| L | 8.00 REF | | 0.315 REF | |
| M | 5° | 10° | 5° | 10° |
| N | 0.13 | 0.17 | 0.005 | 0.007 |
| Q | 0° | 7° | 0° | 7° |
| R | 0.13 | 0.30 | 0.005 | 0.012 |
| S | 12.95 | 13.45 | 0.510 | 0.530 |
| T | 0.13 | — | 0.005 | — |
| U | 0° | — | 0° | — |
| V | 12.95 | 13.45 | 0.510 | 0.530 |
| W | 0.40 | — | 0.016 | |
| X | 1.6 REF | | 0.063 REF | |

**Freescale Semiconductor, Inc.**

Freescale Semiconductor, Inc.

# Section 19.  Ordering Information

## 19.1  Contents

## 19.2  Introduction

This section contains instructions for ordering custom-masked ROM MCUs.

## 19.3  MCU Ordering Forms

To initiate an order for a ROM-based MCU, first obtain the current ordering form for the MCU from a Motorola representative. Submit the following items when ordering MCUs:

- A current MCU ordering form that is **completely filled out** (Contact your Motorola sales office for assistance.)

- A copy of the customer specification if the customer specification deviates from the Motorola specification for the MCU

- Customer's application program on one of the media listed in **19.4 Application Program Media**

The current MCU ordering form is also available through the Motorola Freeware Bulletin Board Service (BBS). The telephone number is (512) 891-FREE. After making the connection, type `bbs` in lower-case letters. Then press the return key to start the BBS software.

## 19.4  Application Program Media

Please deliver the application program to Motorola in one of the following media:

- Macintosh®1 3 1/2-inch diskette (double-sided 800 K or double-sided high-density 1.4 M)

- MS-DOS®2 or PC-DOS™3 3 1/2-inch diskette (double-sided 720 K or double-sided high-density 1.44 M)

- MS-DOS® or PC-DOS™ 5 1/4-inch diskette (double-sided double-density 360K or double-sided high-density 1.2M)

Use positive logic for data and addresses.

When submitting the application program on a diskette, clearly label the diskette with this information:

- Customer name

- Customer part number

- Project or product name

- File name of object code

- Date

- Name of operating system that formatted diskette

- Formatted capacity of diskette

On diskettes, the application program must be in Motorola's S-record format (S1 and S9 records), a character-based object file format generated by M6805 cross assemblers and linkers.

_____

1. Macintosh is a registered trademark of Apple Computer, Inc.
2. MS-DOS is a registered trademark of Microsoft Corporation.
3. PC-DOS is a trademark of International Business Machines Corporation.

*NOTE:* *Begin the application program at the first user ROM location. Program addresses must correspond exactly to the available on-chip user ROM addresses as shown in the memory map. Write $00 in all nonuser ROM locations or leave all nonuser ROM locations blank. Refer to the current MCU ordering form for additional requirements. Motorola may request pattern re-submission if nonuser areas contain any nonzero code.*

If the memory map has two user ROM areas with the same address, then write the two areas in separate files on the diskette. Label the diskette with both file names.

In addition to the object code, a file containing the source code can be included. Motorola keeps this code confidential and uses it only to expedite ROM pattern generation in case of any difficulty with the object code. Label the diskette with the file name of the source code.

## 19.5  ROM Program Verification

The primary use for the on-chip ROM is to hold the customer's application program. The customer develops and debugs the application program and then submits the MCU order along with the application program.

Motorola inputs the customer's application program code into a computer program that generates a listing verify file. The listing verify file represents the memory map of the MCU. The listing verify file contains the user ROM code and may also contain nonuser ROM code, such as self-check code. Motorola sends the customer a computer printout of the listing verify file along with a listing verify form.

To aid the customer in checking the listing verify file, Motorola will program the listing verify file into customer-supplied blank preformatted Macintosh or DOS disks. All original pattern media are filed for contractual purposes and are not returned.

Check the listing verify file thoroughly, then complete and sign the listing verify form and return it to Motorola. The signed listing verify form constitutes the contractual agreement for the creation of the custom mask.

*Freescale Semiconductor, Inc.*

## 19.6  ROM Verification Units  (RVUs)

After receiving the signed listing verify form, Motorola manufactures a custom photographic mask. The mask contains the customer's application program and is used to process silicon wafers. The application program cannot be changed after the manufacture of the mask begins. Motorola then produces 10 MCUs, called RVUs, and sends the RVUs to the customer. RVUs are usually packaged in unmarked ceramic and tested to 5 Vdc at room temperature. RVUs are not tested to environmental extremes because their sole purpose is to demonstrate that the customer's user ROM pattern was properly implemented. The 10 RVUs are free of charge with the minimum order quantity. These units are not to be used for qualification or production. RVUs are not guaranteed by Motorola Quality Assurance.

## 19.7  MC Order Numbers

**Table 19-1** shows the MC order numbers for the available package types.

**Table 19-1. MC Order Numbers**

| MC Order Number | Operating Temperature Range |
|---|---|
| MC68HC705CT4FN | 0 °C to 70 °C |
| MC68HC705CT4FB | 0 °C to 70 °C |

NOTE: FN = 44-Lead Plastic-Leaded Chip Carrier
FB = 44-Lead Quad Flat Pack

# Freescale Semiconductor, Inc.

**Home Page:**
www.freescale.com
**email:**
support@freescale.com
**USA/Europe or Locations Not Listed:**
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
(800) 521-6274
480-768-2130
support@freescale.com
**Europe, Middle East, and Africa:**
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com
**Japan:**
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku
Tokyo 153-0064, Japan
0120 191014
+81 2666 8080
support.japan@freescale.com
**Asia/Pacific:**
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate,
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com
**For Literature Requests Only:**
Freescale Semiconductor
Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
(800) 441-2447
303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor
@hibbertgroup.com

RoHS-compliant and/or Pb- free versions of Freescale products have the functionality and electrical characteristics of their non-RoHS-compliant and/or non-Pb- free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale.s Environmental Products program, go to http://www.freescale.com/epp.

![freescale semiconductor logo]

**For More Information On This Product,**
**Go to: www.freescale.com**