

Ver 1.1

TFT LCD Specification

Model NO.: TD035SHEC1

| Customer Signature | | | | | |
|--------------------|--|--|--|--|--|
| | | | | | |
| | | | | | |
| Date | | | | | |
| | | | | | |

Page: 1/32

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



Table of Contents

| NO. | Item | Page |
|-----|----------------------------|------|
| | Cover Sheet | 1 |
| | Table of Contents | 2 |
| | Record of Reversion | 3 |
| 1 | Features | 4 |
| 2 | General Specification | 4 |
| 3 | Input / Output Terminals | 5 |
| 4 | Absolute Maximum Ratings | 8 |
| 5 | Electrical Characteristics | 9 |
| 6 | Block Diagram | 11 |
| 7 | Timing Chart | 12 |
| 8 | Power On/Off Sequence | 16 |
| 9 | Optical Characteristics | 17 |
| 10 | Reliability | 21 |
| 11 | Handling Cautions | 22 |
| 12 | Application Note | 23 |
| 13 | Mechanical Drawing | 31 |
| 14 | Packing Drawing | 32 |

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.





Record of Reversion

| Rev | Issued Date | Description |
|-----|--------------|---|
| 1.0 | Aug, 15,2005 | New |
| 1.1 | Jam .25,2006 | Modify 1. FEATURES : Cancel The LCD module includes touch panel |
| | | |

Page: 3/32

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



1. FEATURES

The 3.5" LCD module is the Transflective active matrix color TFT LCD module. LTPS (Low Temperature Poly Silicon) TFT technology is used and it's COG design. The LCD module includes backlight and TFT LCD panel with minimal external circuits and components required.

2. GENERAL SPECIFICATION

| lte | em | Description | Unit |
|----------------------|-------------|----------------------------------|------|
| Display Size (Diagon | al) | 3.5 inch (8.9cm) | - |
| Display Type | | Transflective | - |
| Active Area (HxV) | | 53.28 X 71.04 | mm |
| Number of Dots (HxV | ") | 240 x RGB x 320 | dot |
| Dot Pitch (HxV) | | 0.074 X 0.222 | mm |
| Color Arrangement | | RGB Stripe | - |
| Color Numbers | | 262,144 (6 bits) | - |
| Outline Dimension (H | lxVxT) | 64.3 X 87.1X2.95(Max 3.15)* | mm |
| Weight | | 35 | g |
| LCD Panel + | | 25 (Typ) | |
| Power consumption | T-CON + L/S | | mW |
| | Backlight | 288 (Typ, I _F = 20mA) | |

^{*} Exclude FPC and protrusions.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 4/32



3. INPUT/OUTPUT TERMINALS

3.1 TFT LCD module

| DE | Pin | Symbol | I/O | Description | Remark |
|--|-----|--------|-----|---|------------------------------|
| RESET | 1 | DE | I | Data Enable Signal | |
| 4 | 2 | MCLK | - 1 | LCM Pixel Clock | |
| Digital Ground Formation Digital Ground Digital G | 3 | RESET | - 1 | Reset Signal | |
| 6 | 4 | YU | - | N/C | |
| 7 VCOM_I I VCOM Signal Input for LCD Panel 8 AVSS I Analog Ground 9 VVEE I Input Voltage for gate off 10 VVEE I Input Voltage for Level Shifter I/O 11 VGH I Input Voltage for Level Shifter I/O 12 VGH I Input Voltage for Level Shifter I/O 13 DVSS I Digital Ground 14 XL - N/C 15 VCOM_H O Positive Power Output for VCOM Connect big capacitor (10uF) 16 VCOM_O O VCOM Signal of IC Output Connect big capacitor (10uF) 17 VCOM_O O VCOM Signal of IC Output Connect big capacitor (10uF) 18 VCOM_L O Negative Power Output for VCOM Connect big capacitor (10uF) 19 AVSS I Analog Ground Connect big capacitor (10uF) 20 DVDD I Digital Supply Power Digital Supply Power 21 DVSS I <td>5</td> <td>DVSS</td> <td>I</td> <td>Digital Ground</td> <td></td> | 5 | DVSS | I | Digital Ground | |
| 8 AVSS I Analog Ground 9 VVEE I Input Voltage for gate off 10 VVEE I Input Voltage for gate off 11 VGH I Input Voltage for Level Shifter I/O 12 VGH I Input Voltage for Level Shifter I/O 13 DVSS I Digital Ground 14 XL - N/C 15 VCOM_H O Positive Power Output for VCOM Connect big capacitor (10uF) 16 VCOM_O O VCOM Signal of IC Output 17 VCOM_O O VCOM Signal of IC Output 18 VCOM_L O Negative Power Output for VCOM Connect big capacitor (10uF) 19 AVSS I Analog Ground Connect big capacitor (10uF) 20 DVDD I Digital Supply Power Digital Supply Power 21 DVDD I Analog Supply Power Analog Supply Power 23 AVDD I Analog Supply Power Analog Supply Power | 6 | VCOM_I | I | VCOM Signal Input for LCD Panel | |
| 9 | 7 | VCOM_I | I | VCOM Signal Input for LCD Panel | |
| 10 | 8 | AVSS | I | Analog Ground | |
| 11 | 9 | VVEE | I | Input Voltage for gate off | |
| 12 VGH | 10 | VVEE | I | Input Voltage for gate off | |
| 13 DVSS | 11 | VGH | I | Input Voltage for Level Shifter I/O | |
| 14 XL - N/C 15 VCOM_H O Positive Power Output for VCOM Connect big capacitor (10uF) 16 VCOM_O O VCOM Signal of IC Output 17 VCOM_O O VCOM Signal of IC Output 18 VCOM_L O Negative Power Output for VCOM Connect big capacitor (10uF) 19 AVSS I Analog Ground 20 DVDD I Digital Supply Power 21 DVDD I Digital Supply Power 22 AVDD I Analog Supply Power 23 AVDD I Analog Supply Power 24 YL - N/C 25 DVSS I Digital Ground 26 IV6P O N/C 27 XR - N/C 28 TB_RL I Shift direction (Right/Left) H: D1 D240 L: D240 D1 Shift direction (Top/Bottom) H: Top Bottom L: Bottom Top 29 R5 I Data Bit Input (Red MSB) | 12 | VGH | I | Input Voltage for Level Shifter I/O | |
| 15 VCOM_H O Positive Power Output for VCOM Connect big capacitor (10uF) 16 VCOM_O O VCOM Signal of IC Output 17 VCOM_O O VCOM Signal of IC Output 18 VCOM_L O Negative Power Output for VCOM Connect big capacitor (10uF) 19 AVSS I Analog Ground Connect big capacitor (10uF) 20 DVDD I Digital Supply Power 21 DVDD I Digital Supply Power 22 AVDD I Analog Supply Power 23 AVDD I Analog Supply Power 24 YL - N/C 25 DVSS I Digital Ground 26 IV6P O N/C 27 XR - N/C 28 TB_RL I Shift direction (Right/Left) H: D1 D240 L: D240 D1 Shift direction (Top/Bottom) H: Top Bottom L: Bottom Top | 13 | DVSS | I | Digital Ground | |
| 16 VCOM_O O VCOM Signal of IC Output 17 VCOM_O O VCOM Signal of IC Output 18 VCOM_L O Negative Power Output for VCOM Connect big capacitor (10uF) 19 AVSS I Analog Ground 20 DVDD I Digital Supply Power 21 DVDD I Digital Supply Power 22 AVDD I Analog Supply Power 23 AVDD I Analog Supply Power 24 YL - N/C 25 DVSS I Digital Ground 26 IV6P O N/C 27 XR - N/C 28 TB_RL I Shift direction (Right/Left) H: D1 D240 L: D240 D1 Shift direction (Top/Bottom) H: Top Bottom L: Bottom Top 29 R5 I Data Bit Input (Red MSB) | 14 | XL | - | N/C | |
| 17 VCOM_O O VCOM Signal of IC Output Connect big capacitor (10uF) 18 VCOM_L O Negative Power Output for VCOM Connect big capacitor (10uF) 19 AVSS I Analog Ground 20 DVDD I Digital Supply Power 21 DVDD I Digital Supply Power 22 AVDD I Analog Supply Power 23 AVDD I Analog Supply Power 24 YL - N/C 25 DVSS I Digital Ground 26 IV6P O N/C 27 XR - N/C 28 TB_RL I H: D1 D240 L: D240 D1 Shift direction (Top/Bottom) H: Top Bottom L: Bottom Top 29 R5 I Data Bit Input (Red MSB) | 15 | VCOM_H | 0 | Positive Power Output for VCOM | Connect big capacitor (10uF) |
| 18 VCOM_L O Negative Power Output for VCOM Connect big capacitor (10uF) 19 AVSS I Analog Ground 20 DVDD I Digital Supply Power 21 DVDD I Digital Supply Power 22 AVDD I Analog Supply Power 23 AVDD I Analog Supply Power 24 YL - N/C 25 DVSS I Digital Ground 26 IV6P O N/C 27 XR - N/C 28 TB_RL I Shift direction (Right/Left) H: D1 D240 L: D240 D1 Shift direction (Top/Bottom) H: Top Bottom L: Bottom Top 29 R5 I Data Bit Input (Red MSB) | 16 | VCOM_O | 0 | VCOM Signal of IC Output | |
| 19 AVSS I Analog Ground 20 DVDD I Digital Supply Power 21 DVDD I Digital Supply Power 22 AVDD I Analog Supply Power 23 AVDD I Analog Supply Power 24 YL - N/C 25 DVSS I Digital Ground 26 IV6P O N/C 27 XR - N/C 28 TB_RL I H: D1 D240 L: D240 D1 Shift direction (Right/Left) H: D1 D240 L: D240 D1 Shift direction (Top/Bottom) H: Top Bottom L: Bottom Top 29 R5 I Data Bit Input (Red MSB) | 17 | VCOM_O | 0 | VCOM Signal of IC Output | |
| Digital Supply Power | 18 | VCOM_L | 0 | Negative Power Output for VCOM | Connect big capacitor (10uF) |
| 21 DVDD I Digital Supply Power 22 AVDD I Analog Supply Power 23 AVDD I Analog Supply Power 24 YL - N/C 25 DVSS I Digital Ground 26 IV6P O N/C 27 XR - N/C 28 TB_RL I Shift direction (Right/Left) H: D1 D240 L: D240 D1 Shift direction (Top/Bottom) H: Top Bottom L: Bottom Top 29 R5 I Data Bit Input (Red MSB) | 19 | AVSS | I | Analog Ground | |
| 22 AVDD I Analog Supply Power 23 AVDD I Analog Supply Power 24 YL - N/C 25 DVSS I Digital Ground 26 IV6P O N/C 27 XR - N/C 28 TB_RL I Shift direction (Right/Left) H: D1 D240 L: D240 D1 Shift direction (Top/Bottom) H: Top Bottom L: Bottom Top 29 R5 I Data Bit Input (Red MSB) | 20 | DVDD | I | Digital Supply Power | |
| 23 AVDD | 21 | DVDD | I | Digital Supply Power | |
| 24 YL - N/C 25 DVSS I Digital Ground 26 IV6P O N/C 27 XR - N/C Shift direction (Right/Left) H: D1 D240 L: D240 D1 Shift direction (Top/Bottom) H: Top Bottom L: Bottom Top 29 R5 I Data Bit Input (Red MSB) | 22 | AVDD | I | Analog Supply Power | |
| 25 DVSS I Digital Ground 26 IV6P O N/C 27 XR - N/C Shift direction (Right/Left) H: D1 D240 L: D240 D1 Shift direction (Top/Bottom) H: Top Bottom L: Bottom Top 29 R5 I Data Bit Input (Red MSB) | 23 | AVDD | I | Analog Supply Power | |
| 26 IV6P O N/C 27 XR - N/C 28 TB_RL I Shift direction (Right/Left) H: D1 D240 L: D240 D1 Shift direction (Top/Bottom) H: Top Bottom L: Bottom Top 29 R5 I Data Bit Input (Red MSB) | 24 | YL | - | N/C | |
| 27 XR - N/C 28 TB_RL I Shift direction (Right/Left) | 25 | DVSS | I | Digital Ground | |
| Shift direction (Right/Left) H: D1 D240 L: D240 D1 Shift direction (Top/Bottom) H: Top Bottom L: Bottom Top 29 R5 I Data Bit Input (Red MSB) | 26 | IV6P | 0 | N/C | |
| 28 TB_RL I H: D1 D240 L: D240 D1 Shift direction (Top/Bottom) H: Top Bottom L: Bottom Top 29 R5 I Data Bit Input (Red MSB) | 27 | XR | | N/C | |
| 29 R5 I Data Bit Input (Red MSB) | 28 | TB_RL | I | H: D1 D240 L: D240 D1 Shift direction (Top/Bottom) | |
| | 29 | R5 | I | · · | |
| | | | I | , , , | |

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 5/32



| 31 R3 I Data Bit Input 32 R2 I Data Bit Input 33 R1 I Data Bit Input 34 R0 I Data Bit Input (Red LSB) 35 G5 I Data Bit Input (Green MSB) 36 G4 I Data Bit Input | |
|---|-----------|
| 33 R1 I Data Bit Input 34 R0 I Data Bit Input (Red LSB) 35 G5 I Data Bit Input (Green MSB) | |
| 34 R0 I Data Bit Input (Red LSB) 35 G5 I Data Bit Input (Green MSB) | |
| 35 G5 I Data Bit Input (Green MSB) | |
| | |
| 26 C4 I Doto Rit Input | |
| 36 G4 I Data Bit Input | |
| 37 G3 I Data Bit Input | |
| 38 G2 I Data Bit Input | |
| 39 G1 I Data Bit Input | |
| 40 G0 I Data Bit Input (Green LSB) | |
| 41 B5 I Data Bit Input (Blue MSB) | |
| 42 B4 I Data Bit Input | |
| 43 B3 I Data Bit Input | |
| 44 B2 I Data Bit Input | |
| 45 B1 I Data Bit Input | |
| 46 B0 I Data Bit Input (Blue LSB) | |
| 47 ISC O N/C | |
| Digital Ground | |
| 48 SCL I (Serial interface clock input) | |
| 49 SDA I Digital Ground | |
| (Serial interface data input/output) | |
| 50 CS I Digital Ground | |
| (Serial interface chip select input) | |
| 51 DVSS I Digital Ground | |
| 52 HSYNC I Horizontal SYNC Input | |
| 53 DVSS I Digital Ground | |
| CM=L: | |
| 54 CM I Display mode select Full display mode (65k/26 | 2k color) |
| CM=H: | |
| Partial display mode (8 cc | lor) |
| Positive Power Output for Source 55 VS | |
| O Driver | |
| <u> </u> | |
| 56 VSYNC I Vertical SYNC Input | |
| 56 VSYNC I Vertical SYNC Input 57 LED+ I LED Power (Anode) | |
| | |


The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 6/32



| 60 | LED- | 0 | LED Power (Cathode) | |
|----|------|---|---------------------|--|
| 61 | DVSS | I | Digital Ground | |

3.2 Back light pin assignment



Page: 7/32

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



4. ABSOLUTE MAXIMUM RATINGS


GND=0V

| Item | Symbol | MIN | MAX | Unit | Remark |
|---------------------------------------|----------------|------|------|------|--------|
| Lagia Supply Valtaga | DVDD | -0.3 | +3.6 | V | |
| Logic Supply Voltage | AVDD | -0.3 | 6 | V | |
| Dower Supply for HA/ Driver | VGH | -0.3 | +19 | V | |
| Power Supply for H/V Driver | VVEE | -5.8 | -5.2 | V | Note 1 |
| Backlight LED forward Voltage | V_{F} | - | 4 | V | |
| Backlight LED reverse Voltage | V_R | - | 5 | V | |
| Backlight LED forward current (Ta=25) | l _F | - | 30 | mA | Note2 |
| Operating Temperature | Topr | -10 | +60 | | |
| Storage Temperature | Tstg | -20 | +70 | | |

Note1. The operating voltage is between +0.5V and -5.0V at the moment when the power is turned on

Note 2. Relation between maximum LED forward current and ambient temperature is showed as bellow.

Ambient Temperature vs. Allowable Forward Current



Page: 8/32

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



5. ELECTRICAL CHARACTERISTICS

5.1 Driving TFT LCD Panel

T a=25

| Item | | Symbol | MIN | TYP | MAX | Unit | Remark |
|----------------------|--------------|--------------------------|---------|------|----------|------|-------------------|
| Logic Supply Voltage | | DVDD | 2.4 | 2.8 | 3.3 | V | |
| Logic Supply Voltage | , | AVDD | 4.8 | 5 | 5.6 | ٧ | |
| Power Supply for H/ | V Driver | VGH | 9.5 | 10 | 10.5 | V | |
| Power Supply for 17 | v Diivei | VVEE | -5.8 | -5.5 | -5.2 | V | |
| Logic Input Voltage | High | VIH | 0.8DVDD | - | DVDD+0.3 | V | R[5:0], G[5:0], |
| Logic iriput voltage | Low | VIL | DVSS | - | 0.2DVDD | ٧ | B[5:0], CLK DE |
| Leakage curre | ent | IL | -1 | ı | 1 | uA | |
| DVDD Supply Curre | nt | I _{DVDD} | - | 0.74 | 1.9 | mΑ | Note 1,2 |
| AVDD Supply Current | | I _{AVDD} | - | 1.65 | 4.0 | mΑ | Note 3 |
| VGH Supply Current | | I_{VGH} | - | 0.07 | 0.2 | mΑ | |
| VVEE Supply Currer | nt | I_{VVEE} | - | 0.05 | 0.5 | mA | |

Note 1: The typical supply current specification is measured at the line inversion test pattern (black and white interlacing horizontal lines as the diagram shown below)



Note 2: DVDD rush currents accept 120mA, 500u sec during system booting.

Note 3: Gamma correction voltage is set to achieve the optimum at AVDD=5.0V. Use the voltage at level as close to 5.0V as possible.

5.2 DC/DC Spec

| Item | In | put voltaç | ge | Input Current | Input ripple(Max) | |
|------|-------------|------------|--------|---------------|-------------------|--------|
| | MIN TYP MAX | | | | | |
| DVDD | 2.4V | 2.8V | 3.3V | 0.74 | TBD | |
| AVDD | 4.8V | 5V | 5.6V | 1.65 | 50 mV | Note 1 |
| VGH | 9.5V | 10V | 10.5V | 0.07 | 150mV | |
| VVEE | -5.8 V | -5.5 V | -5.2 V | 0.05 | TBD | |

Note 1: AVDD is analog voltage supply therefore use as less ripple as possible.

Page: 9/32

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.





5.3 Driving backlight

Ta=25

| Item | Symbol | MIN | TYP | MAX | Unit | Remark |
|-------------------------|----------------|-----|--------|-----|------|---------------------------------|
| Forward Current | I _F | - | 20 | 30 | mA | LED/Part |
| LED Life Time | - | 1 | 10,000 | - | Hr | l _F : 15mA |
| Forward Current Voltage | V_{F} | 1 | 3.6 | 4.0 | V | I _F : 20mA ,LED/Part |


Note: Backlight driving circuit is recommend as the fix current circuit.

Page: 10/32

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



6. BLOCK DIAGRAM



Page: 11/32

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



7. TIMING CHART

7.1 Display timing

| Display | Parameter | Symbol | Conditions | | Rating | S | Unit |
|---------|-----------------------------|--------|------------|------|--------|------|-------|
| Mode | Farameter | Symbol | Conditions | MIN | TYP | MAX | Offic |
| | Vertical cycle | VP | | 323 | 326 | 340 | Line |
| | Vertical data start | VDS | VS+VBP | 2 | 4 | - | Line |
| | Vertical front porch | VFP | | 1 | 2 | - | Line |
| | Vertical blanking period | VBL | VS+VBP+VFP | 3 | 6 | - | Line |
| | Vertical active area | VDISP | | - | 320 | - | Line |
| Nicos | Horizontal cycle | HP | | 260 | 280 | 300 | dot |
| Normal | Horizontal front porch | HFP | | 4 | 10 | - | dot |
| | Horizontal Sync Pulse width | HS | | 8 | 10 | - | dot |
| | Horizontal Back porch | HBP | | 18 | 20 | - | dot |
| | Horizontal Data start | HDS | HS+HBP | 26 | 30 | - | dot |
| | Horizontal active area | HDISP | | 240 | 240 | 240 | dot |
| | Clock frequency | fclk | | 5.02 | 6.39 | 6.85 | MHz |
| | Clock frequency | tclk | | 199 | 156 | 146 | nS |


Page: 12/32

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.




Input timing chart

< Vertical Timing chart >



< Horizontal Timing chart >




*_{1.} The frequency of CLK should be continued whether in display or blank region to ensure IC operating normally.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 13/32




Setup/ Hold Timing chart




Phase difference of Sync.

Maximum Timing chart:



Minimum Timing chart:



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 14/32



7.2 AC Characteristics:


| Parameter | Symbol | Conditions | | Unit | | | |
|---|-------------|-------------|---------|------|-------|-----|--|
| i arameter | Oymboi | Coriditions | MIN | TYP | MAX | | |
| Vertical Sync. Setup time | tvsys | | 20 | - | - | ns | |
| Vertical Sync. Hold time | tvsyh | | 20 | - | - | ns | |
| Horizontal Sync. Setup time | thsys | | 20 | - | - | ns | |
| Horizontal Sync. Hold time | thsyh | | 20 | - | - | ns | |
| Phase difference of Sync. Signal Falling edge | thv | | -(HS-1) | - | 1HP-1 | clk | |
| Clock "L" Period | tckl | | 30 | 50 | 70 | % | |
| Clock "H" Period | tckh | | 30 | 50 | 70 | % | |
| Data setup time | tds | | 20 | - | - | ns | |
| Data Hold time | tdh | | 20 | - | | ns | |
| Digital logic input | Trise/Tfall | | | | 15 | ns | |

Page: 15/32

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



8. Power On/Off Sequence



Power on sequence:

DVDD & AVDD & Input signal → RESET → VVEE → VGH

Power off sequence:

VGH → VVEE → DVDD & AVDD & Input signal → RESET

(Note 1) Display start at the 10th falling edge of VSYNC after RESET rising (first 1 frame=white)

(Note 2) VGH will be pulled up to AVDD-0.7V before VGH power on, due to external schottky diode.

(Note 3) To avoid image retention, please input white image for two frame before power off.

Page: 16/32

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



9. Optical Characteristics

9.1 Optical Specification

9.1.1 Back light Off

Ta=25

| Item | Symb | ool | Condition | MIN | TYP | MAX | Unit | Remarks | |
|----------------|---------|-----|-----------|------|------|------|--------|----------|--|
| Viewing Angles | 11+ | 12 | CR = 2 | 70 | 85 | 1 | Dograd | Note 9-1 | |
| | 21+ | 22 | CR = Z | 75 | 95 | ı | Degree | | |
| Chromaticity | White | Х | =0° | 0.26 | 0.31 | 0.36 | - | Note 0.2 | |
| | vvriite | у | | 0.29 | 0.34 | 0.39 | - | Note 9-3 | |
| Contrast Ratio | CR | | =0° | 10:1 | 15:1 | - | - | Note 9-2 | |
| Reflectivity | R | | =0° | TBD | 20 | ı | % | Note 9-4 | |

9.1.2 Back Light On

Ta=25

| Item | Symbo | ol | Condition | MIN | TYP | MAX | Unit | Remarks | | | | | | | | | | | | | | |
|----------------|---------|----|-----------------------------|------|------|------|-------------------|----------|----|----------|----|--|----|--|----|--|-----|------|-------|---|---|----------|
| Viewing Angles | 11+ | 12 | CR = 2 | 100 | 120 | - | Dogrado | Note 0.4 | | | | | | | | | | | | | | |
| Viewing Angles | 21+ | 22 | UK = 2 | 90 | 110 | - | Degree | Note 9-1 | | | | | | | | | | | | | | |
| Response Time | Tr+Tf | : | =0° | 1 | 35 | 45 | ms | Note 9-5 | | | | | | | | | | | | | | |
| Contrast Ratio | CR | | CR | | CR | | CR | | CR | | CR | | CR | | CR | | =0° | 80:1 | 100:1 | - | - | Note 9-6 |
| Luminance | L | | =0° I _F =20mA | TBD | 130 | - | cd/m ² | Note 9-7 | | | | | | | | | | | | | | |
| NTSC | - | | - | 32 | 36 | - | % | Note 9-7 | | | | | | | | | | | | | | |
| Uniformity | - | | - | | - | 70 | 80 | - | % | Note 9-8 | | | | | | | | | | | | |
| Chromoticity | \\/hito | Х | =0° | 0.26 | 0.31 | 0.36 | | Note 9-3 | | | | | | | | | | | | | | |
| Chromaticity | White | у | =0 | 0.28 | 0.33 | 0.38 | - | | | | | | | | | | | | | | | |

Page: 17/32

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



9.2 Basic measure condition


9.2.1 Driving voltage:

VGH= 10.0V, VVEE= -5.5V


- 9.2.2 Ambient temperature: Ta=25
- 9.2.3 Testing point: measure in the display center point and the test angle =0 °
- 9.2.4 Testing Facility

Environmental illumination: = 1 Lux

A. System A



B. System B




Page: 18/32

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



Note 9-1: Viewing angle diagrams (Measure System A)



Note 9-2: Contrast ratio in back light off (Measure System A)

Contrast Ratio is measured in optimum common electrode voltage.

Note 9-3: White chromaticity as back light off: (Measure System A)

Note 9-4: Reflectivity (R) (Measure System A)


In the measuring system A,. Calculate the reflectance by the following formula.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 19/32



Note 9-5: Definition of response time: (Measure System B)



Note 9-6: Contrast Ratio in back light On (Measure System B)


Contrast Ration is measured in optimum common electrode voltage.

Note 9-7: Luminance: (Measure System B)

Test Point: Display Center

Note 9-8: Uniformity (Measure System B)

The luminance of 9 points as the black dot in the figure shown below are measured and the uniformity is defined as the formula:



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 20/32



10. Reliability

| No | Test Item | Condition | | | |
|----|--|--|--|--|--|
| 1 | High Temperature Operation | Ta=+60 , 240hrs | | | |
| 2 | High Temperature & High Humidity Operation | Ta=+40 , 95% RH, 240hrs | | | |
| 3 | Low Temperature Operation | Ta= -10 , 240hrs | | | |
| 4 | High Temperature Storage (non-operation) | Ta=+70 , 240hrs | | | |
| 5 | Low Temperature Storage (non-operation) | Ta= -20 , 240hrs | | | |
| | The word Cheek (new arrayation) | -20 ← → 70 ,30 cycles | | | |
| 6 | Thermal Shock (non-operation) | 30 min 30 min | | | |
| | Surface Discharge (non-energtion) (LCD | C=150pF, R=330 ; | | | |
| 7 | Surface Discharge (non-operation) (LCD | Discharge: Air: ±15kV; Contact: ±8kV | | | |
| | surface) | 5 times / Point; 5 Points / Panel | | | |
| | | Frequency: 10~55Hz; Amplitude: 1.5mm | | | |
| 8 | Vibration (non-operation) | Sweep Time: 11min | | | |
| | | Test Time: 2 hrs for each direction of X, Y, Z | | | |
| 9 | Shock (non appration) | Acceleration: 100G; Period: 6ms | | | |
| 9 | Shock (non-operation) | Directions: ±X, ±Y, ±Z; Cycles: Three times | | | |

Page: 21/32

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



11. Handling Cautions

11.1 ESD (Electrical Static Discharge) strategy

ESD will cause serious damage of the panel, ESD strategy is very important in handling. Following items are the recommended ESD strategy

- 11.1.1 In handling LCD panel, please wear gloves with non-charged material. Using the conduction ring connects wrist to the earth and the conducting shoes to the earth necessary is.
- 11.1.2 The machine and working table for the panel should have ESD protection strategy.
- 11.1.3 In handling the panel, ionized airflow decreases the charge in the environment is necessary.
- 11.1.4 In the process of assemble the module, shield case should connect to the ground.

11.2 Environment

Working environment of the panel should be in the clean room.

11.3 Others

- 11.3.1 Turn off the power supply before connecting and disconnecting signal input cable.
- 11.3.2 Because the connection area of FPC and panel is not so strong, do not handle panel only by FPC or bend FPC.
- 11.3.3 Water drop on the surface or condensation as panel power on will corrode panel electrode.
- 11.3.4 As the packing bag open, watch out the environment of the panel storage. High temperature and high humidity environment is prohibited.
- 11.3.5 In the case the TFT LCD module is broken, please watch out whether liquid crystal leaks out or not. If your hand touches liquid crystal, wash your hands cleanly with water and soap as soon as possible

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.


Page: 22/32




12. Application Note

12.1 Note for V-com circuit

The circuit is designed for V-com fine-tune, please refer the circuit below to design application circuit.



Vcom waveform



Note:

V:5V

R2: 10~30 K Ohm R3: 10~30 K Ohm

Resistors tolerance : 0.5~1 %

Page: 23/32

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.




12.2 Note for SPI command

The LCM support the 3-pin serial interface to set internal register. Read/Write bit RW, Serial address A6 to A0 and serial data D7 to D0 are read at the rising edge of the serial clock, via the serial input pin. This data is synchronized on the rising edge of eighth serial clock and is then converted to parallel data. The serial interface signal timing chart is shown below.

Serial Interface Signal Timing Chart

Write Mode (RW=L)



The shift register and counter are reset to their initial values when the chip select signal is inactive. Do not set the chip select signal to inactive between transmission of an 8-bit address and 8-bit data set for the command.

When using SCL wiring, the module has to be designed carefully to avoid any noise coming from reflection or from external sources. We recommand checking operation with the actual module.


If there is a break in data transmission by RESETB or CS pulse, while transferring a Command or Parameter, before Bit D0 of the byte has been completed, then LCM will reject the previous bits and have reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select line (CS) is activated after RESETB have been High state.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 24/32



Read Mode (RW=H)



The read mode of the interface means that the micro controller reads data from the LCM.

To do so the micro controller first has to send a command: the read status command.

Then the following byte is transmitted in the opposite direction. After that CS is required to go high.

The LCM samples the SDA data input at rising SCL edges, but shifts SDA data output at falling SCL edges. Thus the micro controller is supposed to read SDA data at rising SCL edges.


After the read status command has been sent, the SDA line must be set to tristate not later then at the rising SCL edge of the last bit.

The LCM can read data of the Register0 to Register63

Page: 25/32



Serial interface and Reset waveform (VIH=0.8VDD1, VIL=0.2VDD1)



| Serial interface and Reset | | | | | | |
|----------------------------|--------|------------|------|------|------|------|
| Parameter | Symbol | Conditions | Min. | Тур. | Max. | Unit |
| Clock cycle | tCYS | - | 150 | - | - | ns |
| Clock High Period | tPWH | - | 60 | - | - | ns |
| Clock Low Period | tPWL | - | 60 | - | - | ns |
| Data Set-up Time | tDSS | - | 60 | - | - | ns |
| Data Hold Time | tDHS | - | 60 | - | - | ns |
| CS High width | tCSW | - | 1 | - | - | us |
| CS Set-up Time | tCSS | - | 60 | - | - | ns |
| CS Hold Time | tCHS | - | 70 | - | - | ns |
| SCL to CS | tSCC | | 40 | - | - | ns |
| Output Access Time | tACC | | 10 | - | 50 | ns |
| Output Disable Time | tODE | | 25 | - | 80 | ns |
| RSTB low width | tRSTBW | - | 1000 | - | - | ns |
| RESET complete time | tRESC | - | - | - | 1000 | ns |

Page: 26/32

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



Command descriptions:

Reset the internal register by setting low level the RESETB pin or software reset command.

| Rese | ter Default Bit name | | T | | | ettin | g val | ue | | | Description | Remark |
|-------|----------------------|-------------|----------|----------|--|-------|-------|----|----|----|--|-----------------------------------|
| [Dec] | [Hex] | | D7 | D6 | | | | | D1 | D0 | | |
| R0 | 00h | CHIPID[2:0] | _ | | Ħ | | | 1 | l | | Chip ID (Read only) | The Chip ID can be changed by |
| | 00.1 | 0 | | | 0 | 0 | 0 | | | | ID 0(LDS312A) | MASK Option. |
| | | | | | 0 | 0 | 1 | | | | ID 1(LDS312B) | |
| | | | | | - | - | - | | | | - | |
| | | | | | 1 | 1 | 0 | | | | ID 6 | |
| | | | | | 1 | 1 | 1 | | | | ID 7 | |
| | | REVID[2:0] | | | | | | | | | Revision ID (Read only) | The Revision ID can be change |
| | | | | | ļ | | | 0 | 0 | 0 | REV 0 | by MASK Option. |
| | | | | | | | | 0 | 0 | 1 | REV 1 | |
| | | | | | | | | 1 | 0 | 1 | REV 5(F) | |
| | | | | | | | | 1 | 1 | _ | REV 6 | |
| | | | | | | | | 1 | 1 | | REV 7 | |
| R1 | 68h | VCM8[7:5] | | | | | | | | | VCOM amplitude adjustment by VCOMH voltage change | VCOMH voltage change |
| | | | 0 | 0 | 0 | | | | | | -0.3V | - v |
| | | | 0 | 0 | 1 | | | | | | -0.2V | |
| | | | 0 | 1 | 0 | | | | | | -0.1V | |
| | | | 0 | 1 | 1 | | | | | | 0.0V | |
| | | | 1 | 0 | 0 | | | | | | 0.1V | |
| | | | 1 | 0 | 1 | | | | | | 0.2V | |
| | | | 1 | 1 | 0 | | | | | | 0.3V | |
| | | | 1 | 1 | 1 | | | | | | 0.4V | |
| | | VCM8[3:0] | | | | | | | | | VCOM voltage select | VCOM_DC value setting |
| | | | | | | | 0 | 0 | 0 | 0 | VCOMH=3.90V; VCOML=0.20V | _ |
| | | | | | | | 0 | 0 | 0 | 1 | VCOMH=3.92V; VCOML=0.22V | |
| | | | | | | | 0 | 0 | 1 | 0 | VCOMH=3.94V; VCOML=0.24V | |
| | | | | | | | 0 | 0 | 1 | 1 | VCOMH=3.96V; VCOML=0.26V | |
| | | | | | | | 0 | 1 | 0 | | VCOMH=3.98V; VCOML=0.28V | |
| | | | | | | | 0 | 1 | 0 | 1 | VCOMH=4.00V; VCOML=0.30V | |
| | | | | | | | 0 | 1 | 1 | 0 | VCOMH=4.02V; VCOML=0.32V | |
| | | | | | ļ | | 0 | 1 | 1 | 1 | VCOMH=4.04V; VCOML=0.34V | |
| | | | | | <u> </u> | | 1 | 0 | 0 | 0 | VCOMH=4.06V; VCOML=0.36V | |
| | | | | | <u> </u> | | 1 | 0 | 0 | 1 | VCOMH=4.08V; VCOML=0.38V | |
| | | | | | - | | 1 | 0 | 1 | 0 | · | |
| | | | | | 1 | | 1 | 0 | 1 | 1 | VCOMH=4.12V; VCOML=0.42V | |
| | | | | | 1 | | | _ | 0 | 1 | VCOMH=4.14V; VCOML=0.44V | |
| | | | | | | | 1 | 1 | 1 | _ | VCOMH=4.16V ; VCOML=0.46V VCOMH=4.18V ; VCOML=0.48V | |
| | | | | | t | | 1 | 1 | 1 | 1 | VCOMH=4.10V; VCOML=0.40V VCOMH=4.20V; VCOML=0.50V | |
| R2 | 00h | MSEL | 1 | | 1 | | Ė | Ė | Ė | Ė | VOCIVII I—1.20V , VOCIVIE—5.50V | Mode slection |
| KZ | OOH | IVISEL | | | | | | | | | Interface mode select | Wode Section |
| | | | | | <u> </u> | | | | | | | |
| | | | 0 | | | | | | | | VSYNC + HSYNC + DE mode | |
| | | | 1 | | | | | | | | VSYNC + HSYNC mode | |
| | | SYNCP | | | | | | | | | SYNC polarity select | |
| | | | | | 0 | | | | | | Negative | |
| | | | L | L | 1 | L | L | L | L | L | Positive | |
| | | DINT | | | | | | | | | Input data mapping select | |
| | | | | | | 0 | | | | | 18 bit interface (262k color) | |
| | | | | | | 1 | | | | | 16 bit interface (65k color, R:G:B=5:6:5) | |
| | | DCKP | L | _ | <u> </u> | | | _ | _ | _ | Input clock polarity change | |
| | | | <u> </u> | _ | <u> </u> | | 0 | _ | _ | _ | No change | |
| | | ļ | Ļ | — | _ | | 1 | | | | Change | |
| R3 | 04h | VSTS[3:0] | <u></u> | 1 | | | | | | | Vertical valid data start time select (VBP) | Default: |
| | | | <u></u> | 1 | | | 0 | 0 | 0 | 0 | 2 HSYNC | QVGA = 4 HSYNC QCIF+ = 7 HSYNC |
| | | | - | 1 | | | 0 | 0 | 0 | 1 | 2 HSYNC | 128x160 = 13 HSYNC |
| | | | \vdash | 1 | <u> </u> | | 0 | 0 | 1 | | 2 HSYNC | 240x240 = 4 HSYNC |
| | I | | - | 1 | | | 0 | 0 | 1 | | 3 HSYNC | 270/270 - 41131110 |
| | | | | | | | 0 | 1 | 0 | 0 | 4 HSYNC | |
| | | | | 1 | - | | | _ | ^ | | | |
| | | | | | | | 0 | 1 | 0 | 1 | 5 HSYNC | |

Page: 27/32

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.





| Pred | Register | Default | Bit name | Г | | S | ettin | g val | ue | | | Description | Remark | | | | |
|--|----------|---------|-----------|-----|--------|----------------|-------|-------|----------------|----------|--------|---|---------------------------------|--|--|--|--|
| R4 | _ | | | D7 | D6 | | | | | D1 | D0 | | | | | | |
| R5 | R4 | 1Dh | HSTS[5:0] | | Ť | i - | | | i - | Ī | Ī | Horizontal valid data start time select (HBP) | Default: | | | | |
| PARS 770 O O O O O O O O O | | | | | | 0 | 0 | | 0 | 0 | 0 | | <u></u> | | | | |
| R5 | | | | | | - | _ | | | _ | _ | | <u></u> | | | | |
| R5 Oth PARS(F) 0 | | | | | | - | | _ | _ | _ | _ | | | | | | |
| R5 Oth PARSYO 0 0 0 0 1 10 10 10 1 | | | | | - | - | | | | | | | | | | | |
| R5 | | | | | | _ | _ | _ | _ | _ | _ | | ┨ | | | | |
| R5 Oth PARS[70] | | | | | | | | | 1 | _ | _ | | 1 | | | | |
| R6 | | | | | | 0 | 0 | 0 | 1 | 1 | 1 | |] | | | | |
| R6 Oth PARS(70) | | | | | | _ | | _ | | | _ | | _ | | | | |
| R5 Oth PARS(73) R6 Oth PARS(73) R7 O O T T O T T T T T T T T T T T T T T | | | | | | _ | _ | _ | | _ | _ | | _ | | | | |
| R5 | | | | | | _ | | _ | | _ | _ | | - | | | | |
| R5 Oth PARSYOL | | | | | | _ | _ | _ | _ | _ | _ | | - | | | | |
| R5 | | | | | | - | - | Ė | Ė | - | - | - | 1 | | | | |
| PARS(7:0) | | | | | | 0 | 1 | 1 | 1 | 1 | 0 | 30 DCK | | | | | |
| PARSIZIO PARSIZIO | | | | | | - | - | • | - | _ | | - |] | | | | |
| Description Color | | | | _ | _ | 1 | 1 | 1 | 1 | 1 | 1 | | | | | | |
| Center Content Conte | R5 | 01h | PARS[7:0] | | 1 | | | | <u> </u> | <u> </u> | | | | | | | |
| PARS | | | | | | _ | | | | | | | | | | | |
| PARS | | | | | _ | _ | | | | | _ | | | | | | |
| When VSYNCHSYNC mode, World State Stat | | | | _ | - | | | | _ | _ | _ | | | | | | |
| PARE[70] | | | | - | - | - | _ | | _ | _ | _ | - | • | | | | |
| R6 | | | | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | Gate63 is selected when PARS[8]=0, Gate319 is selected when PARS[8]=1 | | | | | |
| PARE[7-0] | | | | 0 | _ | 0 | | | | | 0 | Gate64 is selected when PARS[8]=0, Gate320 is selected when PARS[8]=1 | selected by R5,6,7 and 8. | | | | |
| R6 | | | | 0 | - | - | | | _ | | _ | | | | | | |
| 1 0 0 0 0 0 0 0 0 0 | | | | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | Gate66 is selected when PARS[8]=0, Do not setting when PARS[8]=1 | _ | | | | |
| 1 0 0 0 0 0 0 0 0 0 | | | | - | - | - | - | - | - | - | - | - | _ | | | | |
| To | | | | 1 | 1 | 1 | _ | _ | 1 | 1 | 1 | Gate127 is selected when PARS[8]=0, Do not setting when PARS[8]=1 | _ | | | | |
| 1 | | | | 1 | - | _ | | | | _ | | | _ | | | | |
| R6 | | | | 1 | + | + | _ | _ | | _ | _ | | 4 | | | | |
| 1 | | | | 1 | 0 | 0 | 0 | | 0 | 1 | | Gate130 is selected when PARS[8]=0, Do not setting when PARS[8]=1 | 4 | | | | |
| 1 | | | | - | - | - | - | | - | - | _ | - | 4 | | | | |
| 1 | | | | _ | _ | _ | | _ | | | 0 | | 4 | | | | |
| R6 | | | | - | - | _ | _ | _ | - | _ | 1 | | - | | | | |
| R6 | | | | | _ | _ | | | _ | | _ | | ┨ | | | | |
| R7 20h PARE[7:0] | R6 | 00h | PARS[8] | Ė | Ė | Ė | Ė | Ė | Ė | Ė | Ė | | 1 | | | | |
| R7 | | | -1-3 | | | | | | | | 0 | | 1 | | | | |
| 0 0 0 0 0 0 0 0 0 0 | | | | | | | | | | | | | 1 | | | | |
| DE=H: Normal display line DE=L: Norn-display line DE=H: Normal display line DE=H | R7 | 20h | PARE[7:0] | | | | | | | | | | When VSYNC+HSYNC+DE | | | | |
| DE=L: Non-display line (White) 0 0 0 0 0 0 0 0 1 1 0 Gate2 is selected when PARE[8]=0, Gate258 is selected when PARE[8]=1 0 0 0 0 0 0 1 1 1 Gate3 is selected when PARE[8]=0, Gate259 is selected when PARE[8]=1 0 0 0 1 1 0 1 1 1 1 1 Gate3 is selected when PARE[8]=0, Gate259 is selected when PARE[8]=1 0 0 1 1 0 0 0 0 0 0 Gate32 is selected when PARE[8]=0, Gate286 is selected when PARE[8]=1 0 0 1 1 0 0 0 0 1 0 Gate32 is selected when PARE[8]=0, Gate287 is selected when PARE[8]=1 0 0 1 1 0 0 0 1 0 Gate33 is selected when PARE[8]=0, Gate288 is selected when PARE[8]=1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 Gate34 is selected when PARE[8]=0, Gate289 is selected when PARE[8]=1 1 0 0 1 1 1 1 1 1 1 1 1 1 Gate64 is selected when PARE[8]=0, Do not setting when PARE[8]=1 1 1 0 0 0 0 0 0 0 0 Gate36 is selected when PARE[8]=0, Do not setting when PARE[8]=1 1 1 1 0 0 0 0 0 0 0 0 Gate63 is selected when PARE[8]=0, Do not setting when PARE[8]=1 1 1 1 1 1 1 1 1 1 1 1 1 0 Gate64 is selected when PARE[8]=0, Do not setting when PARE[8]=1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | | | | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | Do not setting when PARE[8]=0, Gate256 is selected when PARE[8]=1 | | | | | |
| 0 0 0 0 0 0 1 1 1 1 | | | | | _ | - | | | | _ | _ | | | | | | |
| When VSYNC+HSYNC mode, Normal display line can be selected when PARE[8]=0, Gate286 is selected when PARE[8]=1 | | | | Ė | - | | | | _ | _ | | | →c=∟. Non-aispiay iine (vvnite) | | | | |
| Normal display line can be selected when PARE[8]=0, Gate286 is selected when PARE[8]=1 | | | | 0 | 0 | - | 0 | | 0 | | 1 | Gate3 is selected when PARE[8]=0, Gate259 is selected when PARE[8]=1 | When VSYNC+HSYNC mode. | | | | |
| 0 | | | | - | - 0 | | 1 | _ | 1 | _ | 1 | Gate31 is selected when PARE[8]=0. Gate386 is selected when PAPE[9]=1 | | | | | |
| 0 | | | | _ | _ | _ | | _ | _ | _ | 0 | | selected by R5,6,7 and 8. | | | | |
| 0 | | | | | | | | | | | | | 1 | | | | |
| Company Comp | | | | | _ | - | | | _ | 1 | 0 | | 7 | | | | |
| 1 | | | | - | 1 - | - | - | - | - | - | - | - | 1 | | | | |
| 1 | | | | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | Gate63 is selected when PARE[8]=0, Do not setting when PARE[8]=1 |] | | | | |
| 1 | | | | 1 | - | 1 | _ | _ | ÷ | _ | _ | | 4 | | | | |
| Comparison of the comparison | | | | _ | + | + | | | _ | _ | _ | | 4 | | | | |
| 1 1 1 1 1 1 0 1 Gate253 is selected when PARE[8]=0, Do not setting when PARE[8]=1 | | | | _1_ | 1 | 0 | 0 | 0 | 0 | 0 | 1 | Gate66 is selected when PARE[8]=0, Do not setting when PARE[8]=1 | 4 | | | | |
| 1 1 1 1 1 1 0 1 Gate253 is selected when PARE[8]=0, Do not setting when PARE[8]=1 | | | | 1 | 1 | 1 | 1 | 1 | 1 | - 0 | - 0 | Gate252 is selected when PAREI81–0. Do not setting when PAREI81–1 | ┨ | | | | |
| 1 1 1 1 1 1 1 0 Gate254 is selected when PARE[8]=0, Do not setting when PARE[8]=1 1 1 1 1 1 1 1 1 1 | | | | 1 | + | + | _ | _ | | _ | | | ┨ | | | | |
| 1 1 1 1 1 1 1 1 1 Gate255 is selected when PARE[8]=0, Do not setting when PARE[8]=1 R8 | | | | 1 | - | - | | | _ | _ | _ | | 1 | | | | |
| R8 00h PARE[8] Partial end line select 0 Gate1 – Gate255 is selected | | | | _ | - | _ | _ | | _ | _ | _ | | 1 | | | | |
| | R8 | 00h | PARE[8] | | | | | | | | | | | | | | |
| 1 Gate256 - Gate320 is selected | | | | | | | | | | | 0 | Gate1 – Gate255 is selected | | | | | |
| | | | | | | | | | | | 1 | Gate256 – Gate320 is selected | | | | | |

Page: 28/32

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.






| Register | Default | Bit name Setting value | | | | | g val | lue | | | Description | Remark |
|----------|---------|------------------------|----|----|----|----|-------|-----|----|----|---|------------------------|
| [Dec] | [Hex] | | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |
| R10 | 00h | CMDR | | | | | | | | | Software reset | |
| | | | | | | | | | | 0 | Normal | |
| | | | | | | | | | | 1 | Software reset | |
| R11 | 67h | VCM8[7:5] | | | | | | | | | VCOM amplitude adjustment by VCOMH voltage change | VCOMH voltage change |
| | | | 0 | 0 | 0 | | | | | | -0.3V | (8 color partial mode) |
| | | | 0 | 0 | 1 | | | | | | -0.2V |] |
| | | | 0 | 1 | 0 | | | | | | -0.1V | 1 |
| | | | 0 | 1 | 1 | | | | | | 0.0V | 1 |
| | | | 1 | 0 | 0 | | | | | | 0.1V |] |
| | | | 1 | 0 | 1 | | | | | | 0.2V | 1 |
| | | | 1 | 1 | 0 | | | | | | 0.3V |] |
| | | | 1 | 1 | 1 | | | | | | 0.4V | 1 |

Page: 29/32

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.




12.3 Note for FPC circuit layout



The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.



13. Mechanical Drawing




The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 31/32



14. Packing Drawing



TD035SHEC1 module delivery packing method

- 14.1 Module packed into tray cavity with display face down.
- 14.2 Tray stacking with 15 layers and with 1 empty tray above the stacking tray unit.
 - 2 pcs desiccant put above the empty tray.
- 14.3 Stacking tray unit put into the LDPE bag and fix by adhesive tape.
- 14.4 Put 1pc cardboard inside the carton bottom, then pack the finished package into the carton.
- 14.5 Carton sealing with adhesive tape.

The information contained herein is the exclusive property of toppoly Optoelectronics corporation, and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of toppoly Optoelectronics corporation.

Page: 32/32