



## Power MOSFET

<b>PRODUCT SUMMARY</b>	
V <sub>DS</sub> (V)	500
R <sub>DS(on)</sub> ( $\Omega$ )	V <sub>GS</sub> = 10 V      0.285
Q <sub>g</sub> (Max.) (nC)	89
Q <sub>gs</sub> (nC)	27
Q <sub>gd</sub> (nC)	43
Configuration	Single


**RoHS\***  
COMPLIANT

### FEATURES

- Low Gate Charge Q<sub>g</sub> Results in Simple Drive Requirement
- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche Voltage and Current
- Low R<sub>DS(on)</sub>
- Lead (Pb)-free Available

### APPLICATIONS

- Switch Mode Power Supply (SMPS)
- Uninterruptible Power Supply
- High Speed Power Switching
- Hard Switched and High Frequency Circuits

<b>ORDERING INFORMATION</b>	
Package	TO-220
Lead (Pb)-free	IRFB16N50KPbF SiHFB16N50K-E3
SnPb	IRFB16N50K SiHFB16N50K

<b>ABSOLUTE MAXIMUM RATINGS</b> T <sub>C</sub> = 25 °C, unless otherwise noted				
PARAMETER		SYMBOL	LIMIT	UNIT
Drain-Source Voltage		V <sub>DS</sub>	500	
Gate-Source Voltage		V <sub>GS</sub>	± 30	V
Continuous Drain Current	V <sub>GS</sub> at 10 V	I <sub>D</sub>	17	A
	T <sub>C</sub> = 25 °C		11	
	T <sub>C</sub> = 100 °C			
Pulsed Drain Current <sup>a</sup>		I <sub>DM</sub>	68	
Linear Derating Factor			2.3	W/°C
Single Pulse Avalanche Energy <sup>b</sup>		E <sub>AS</sub>	310	mJ
Repetitive Avalanche Current <sup>a</sup>		I <sub>AR</sub>	17	A
Repetitive Avalanche Energy <sup>a</sup>		E <sub>AR</sub>	28	mJ
Maximum Power Dissipation	T <sub>C</sub> = 25 °C	P <sub>D</sub>	280	W
Peak Diode Recovery dV/dt <sup>c</sup>		dV/dt	11	V/ns
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	°C
Soldering Recommendations (Peak Temperature)	for 10 s		300 <sup>d</sup>	
Mounting Torque	6-32 or M3 screw		10	lbf · in
			1.1	N · m

#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature.

b. Starting T<sub>J</sub> = 25 °C, L = 2.2 mH, R<sub>G</sub> = 25 Ω, I<sub>AS</sub> = 17 A.

c. I<sub>SD</sub> ≤ 17 A, dI/dt ≤ 500 A/μs, V<sub>DD</sub> ≤ V<sub>DS</sub>, T<sub>J</sub> ≤ 150 °C.

d. 1.6 mm from case.

**THERMAL RESISTANCE RATINGS**





PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	$R_{thJA}$	-	62	°C/W
Case-to-Sink, Flat, Greased Surface	$R_{thCS}$	0.50	-	
Maximum Junction-to-Case (Drain)	$R_{thJC}$	-	0.44	

**SPECIFICATIONS**  $T_J = 25^\circ\text{C}$ , unless otherwise noted

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
<b>Static</b>								
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0 \text{ V}$	$I_D = 250 \mu\text{A}$	500	-	-	V	
$V_{DS}$ Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference to $25^\circ\text{C}$ , $I_D = 1 \text{ mA}$		-	0.58	-	$\text{V}/^\circ\text{C}$	
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$ , $I_D = 250 \mu\text{A}$		3.0	-	5.0	V	
Gate-Source Leakage	$I_{GSS}$	$V_{GS} = \pm 30 \text{ V}$		-	-	$\pm 100$	nA	
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 500 \text{ V}$ , $V_{GS} = 0 \text{ V}$		-	-	50	$\mu\text{A}$	
		$V_{DS} = 400 \text{ V}$ , $V_{GS} = 0 \text{ V}$ , $T_J = 125^\circ\text{C}$		-	-	250		
Drain-Source On-State Resistance	$R_{DS(on)}$	$V_{GS} = 10 \text{ V}$	$I_D = 10 \text{ A}^b$	-	0.285	0.350	$\Omega$	
Forward Transconductance	$g_{fs}$	$V_{DS} = 50 \text{ V}$ , $I_D = 10 \text{ A}$		5.7	-	-	S	
<b>Dynamic</b>								
Input Capacitance	$C_{iss}$	$V_{GS} = 0 \text{ V}$ , $V_{DS} = 25 \text{ V}$ , $f = 1.0 \text{ MHz}$		-	2210	-	pF	
Output Capacitance	$C_{oss}$			-	240	-		
Reverse Transfer Capacitance	$C_{rss}$			-	26	-		
Output Capacitance	$C_{oss}$	$V_{GS} = 0 \text{ V}$	$V_{DS} = 1.0 \text{ V}$ , $f = 1.0 \text{ MHz}$	-	2620	-	pF	
			$V_{DS} = 400 \text{ V}$ , $f = 1.0 \text{ MHz}$	-	63	-		
Effective Output Capacitance	$C_{oss eff.}$		$V_{DS} = 0 \text{ V}$ to $400 \text{ V}^c$	-	120	-		
Total Gate Charge	$Q_g$	$V_{GS} = 10 \text{ V}$	$I_D = 17 \text{ A}$ , $V_{DS} = 400 \text{ V}^b$	-	60	89	nC	
Gate-Source Charge	$Q_{gs}$			-	18	27		
Gate-Drain Charge	$Q_{gd}$			-	28	43		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 250 \text{ V}$ , $I_D = 17 \text{ A}$ , $R_G = 8.8 \Omega$ , $V_{GS} = 10 \text{ V}^b$	$I_D = 17 \text{ A}$ , $V_{DS} = 400 \text{ V}^b$	-	20	-	ns	
Rise Time	$t_r$			-	77	-		
Turn-Off Delay Time	$t_{d(off)}$			-	38	-		
Fall Time	$t_f$			-	30	-		
<b>Drain-Source Body Diode Characteristics</b>								
Continuous Source-Drain Diode Current	$I_S$	MOSFET symbol showing the integral reverse p - n junction diode		-	-	17	A	
Pulsed Diode Forward Current <sup>a</sup>	$I_{SM}$			-	-	68		
Body Diode Voltage	$V_{SD}$	$T_J = 25^\circ\text{C}$ , $I_S = 17 \text{ A}$ , $V_{GS} = 0 \text{ V}^b$		-	-	1.5	V	
Body Diode Reverse Recovery Time	$t_{rr}$	$T_J = 25^\circ\text{C}$ , $I_F = 17 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}^b$	$I_F = 17 \text{ A}$ , $dI/dt = 100 \text{ A}/\mu\text{s}^b$	-	490	730	ns	
Body Diode Reverse Recovery Charge	$Q_{rr}$			-	5710	8560	nC	
Forward Turn-On Time	$t_{on}$	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S$ and $L_D$ )						

**Notes**

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width  $\leq 300 \mu\text{s}$ ; duty cycle  $\leq 2\%$ .
- c.  $C_{oss eff.}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80 %  $V_{DS}$ .

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted

**Fig. 1 - Typical Output Characteristics**

**Fig. 3 - Typical Transfer Characteristics**

**Fig. 2 - Typical Output Characteristics**

**Fig. 4 - Normalized On-Resistance vs. Temperature**




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage





Fig. 8 - Maximum Safe Operating Area




**KERSEMI**


**IRFB16N50K, SiHFB16N50K**




**Fig. 9 - Maximum Drain Current vs. Case Temperature**




**Fig. 10a - Switching Time Test Circuit**




**Fig. 10b - Switching Time Waveforms**




**Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case**




**Fig. 12a - Unclamped Inductive Test Circuit**




**Fig. 12b - Unclamped Inductive Waveforms**



**Fig. 12c - Maximum Avalanche Energy vs. Drain Current**





**Fig. 13a - Basic Gate Charge Waveform**



**Fig. 13b - Gate Charge Test Circuit**

### Peak Diode Recovery dV/dt Test Circuit



\*  $V_{GS} = 5$  V for logic level devices

**Fig. 14 - For N-Channel**