



ADS7821

www.burr-brown.com/databook/ADS7821.html

16-Bit 10µs Sampling CMOS ANALOG-to-DIGITAL CONVERTER

FEATURES


- 100kHz min SAMPLING RATE
- 0 to +5V INPUT RANGE
- 86dB min SINAD WITH 20kHz INPUT
- DNL: 16-bits "No Missing Codes"
- SINGLE +5V SUPPLY OPERATION
- PIN-COMPATIBLE WITH 12-BIT ADS7820
- USES INTERNAL OR EXTERNAL REFERENCE
- FULL PARALLEL DATA OUTPUT
- 100mW max POWER DISSIPATION
- 28-PIN 0.3" PLASTIC DIP AND SOIC

DESCRIPTION

The ADS7821 is a complete 16-bit sampling A/D using state-of-the-art CMOS structures. It contains a complete 16-bit, capacitor-based, SAR A/D with S/H, reference, clock, interface for microprocessor use, and three-state output drivers.

The ADS7821 is specified at a 100kHz sampling rate, and guaranteed over the full temperature range. Laser-trimmed scaling resistors provide a 0 to +5V input range, with power dissipation under 100mW.

The 28-pin ADS7821 is available in a plastic 0.3" DIP and in an SOIC, both fully specified for operation over the -25°C to +85°C range.



International Airport industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Bivd., Tucson, AZ 85706 • Tel: (\$20) 746-1111 • Twx: 910-952-1111
Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (\$20) 889-1510 • Immediate Product Info: (800) 548-6132



For Immediate Assistance, Contact Your Local Salesperson

SPECIFICATIONS

ELECTRICAL

 $T_{A} = -25^{\circ}\text{C to } +85^{\circ}\text{C}, \ t_{S} = 100 \text{kHz}, \ V_{DIG} = V_{ANA} = V_{D} = +5V, \ using \ \text{external reference, unless otherwise specified}.$

PARAMETER		1	ADS7821P, U		ADS7821PB, UB			
	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
RESOLUTION		1	l	16			*	Bits
ANALOG INPUT								
Voltage Range		1	0 to +5	{		*		\ \
Impedance		1	10	i i		*		kΩ
Capacitance		<u> </u>	35			*		pF
THROUGHPUT SPEED	Acquire and Convert		1	10			*	
Conversion Cycle Throughput Rate	Acquire and Convert	100		'0	*		*	μs kHz
DC ACCURACY		+					ļ	
Integral Linearity Error)	±4			±3	LSB(1
No Missing Codes		15			16		1	Bits
Transition Noise(2)		1	0.9			*	ł	LSB
Full Scale Error(3,4)			J	±0.5			±0.25	%
Full Scale Error Drift			±2			*		ppm/°
Full Scale Error ^(3,4)	Internal Reference		l	±0.5			±0.25	%
Full Scale Error Drift	Internal Reference		±7	1		±5		ppm/°
Offset Error			İ	±8			±4	m∨
Offset Error Drift		1	±2	(*		ppm/º
Power Supply Sensitivity	+4.75V < V _D < +5.25V		1	±12			±8	LSB
$(V_{DIG} = V_{ANA} = V_{D})$								
AC ACCURACY		1						
Spurious-Free Dynamic Range	$f_{IN} = 20kHz$	90		1 .	94			dB(5)
Total Harmonic Distortion	$t_{iN} = 20kHz$	- 1	ł	-90			-94	d₿
Signal-to-(Noise+Distortion)	$f_{IN} = 20kHz$	83	1	1	86		1	dB
	f _{IN} = -60dB Input		28	ì		30	i	dB
Signal-to-Noise	$f_{IN} = 20kHz$	83	ı		86		1	₫B
Full-Power Bandwidth ⁽⁶⁾			250			*	 	kHz
SAMPLING DYNAMICS)			l	ļ	1
Aperture Delay	50.01		40			*	1 .	ns
Transient Response	FS Step	l l	1	2		Ì.	*	μs
Overvoltage Recovery(7)			150			*		ns
REFERENCE							١.,	l
Internal Reference Voltage		2.48	2.5	2.52	*	*	*	V
Internal Reference Source Current			1	ĺ		*		μΑ
(Must use external buffer)				1			1	
Internal Reference Drift			8	1		*	1 .	ppm/°
External Reference Voltage Range		2.3	2.5	2.7	*	*	*	V
for Specified Linearity External Reference Current Drain	Ext. 2.5000V Ref		İ	100			*	μА
DIGITAL INPUTS				-			1	,
Logic Levels				}				
V _{IL}	ļ	-0.3		+0.8	*		*	V
V _{IH}	ŀ	+2.0	1	V _D +0.3V	*		*	l v
ſ _{IL}	ľ		1	±10		ŀ	*	μА
lare			ł	±10			*	μΑ
DIGITAL OUTPUTS								Ì
Data Format	l	1		Parallel	16 bits			
Data Coding	i	ſ		Straigh	Binary	1	1	1
V _{OL}	I _{SINK} = 1.6mA	1		+0.4	1	}	*	V
V _{OH}	I _{SOURCE} = 500μA	+4		1	*	1	1	v
Leakage Current	High-Z State,			±5	1	[*	μА
	V _{OUT} ≈ 0V to V _{DIG}	1		1		}	1	1
Output Capacitance	High-Z State	_		15			*	pF
DIGITAL TIMING			1					
Bus Access Time	l .	1	1	83	1	1	*	ns
Bus Relinquish Time	1	1	1	1 83			*	ns

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.



Or, Call Customer Service at 1-800-548-6132 (USA Only)

SPECIFICATIONS (CONT)

ELECTRICAL

T_A ≈ -25°C to +85°C, f_S = 100kHz, V_{DIG} = V_{ANA} = V_D = +5V, using external reference, unless otherwise specified.

		1	ADS7821P, U ADS7821PB, UB		UB			
PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
POWER SUPPLIES Specified Performance VDIG VANA DDIG LANA POWEr Dissipation	Must be ≤ V _{ANA} f _S ≈ 100kHz	+4.75 +4.75	+5 +5 0.3 16	+5.25 +5.25	*	* * *	* *	V V mA mA mW
TEMPERATURE RANGE Specified Performance Derated Performance Storage Thermal Resistance ($\theta_{\rm JA}$) Plastic DIP SOIC		-25 -55 -65	75 75	+85 +125 +150	* * *	*	* *	°C °C °C °C/W °C/W

^{*} Specifications same as ADS7821P, U.

NOTES: (1) LSB means Least Significant Bit. For the 16-bit, 0 to +5V input ADS721, one LSB is 76μV. (2) Typical rms noise at worst case transitions and temperatures. (3) Adjustable to zero with external potentiometer as shown in Figure 6a. (4) Full scale error is the worst case of Full Scale untrimmed deviation from ideal last code transition divided by the transition voltage and includes the effect of offset error. (5) All specifications in dB are referred to a full-scale input. (6) Full-Power Bandwidth defined as Full-Scale input frequency at which Signal-to-(Noise + Distortion) degrades to 60dB, or 10 bits of accuracy. (7) Recovers to specified performance after 2 x FS input overvoltage.

ABSOLUTE MAXIMUM RATINGS

Analog inputs: V _{IN}	0.7V to V _{ANA} +0.3V
REF	AGND2 -0.3V to +VANA +0.3V
	Indefinite Short to AGND2,
	Momentary Short to VANA
Ground Voltage Differences: DGND,	AGND1, AGND2±0.3V
V _{ANA}	7V
V _{DIG} to V _{ANA}	+0.3V
V _{DIG}	7V
Digital Inputs	~0.3V to +V _{DIG} +0.3V
Maximum Junction Temperature	+165°C
Internal Power Dissipation	825mW
Lead Temperature (soldering, 10s)	+300°C

PACKAGE INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER(1)		
ADS7821P	Plastic DIP	246		
ADS7821PB	Plastic DIP	246		
ADS7821U	SOIC	217		
ADS7821UB	SOIC	217		

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

ORDERING INFORMATION

PRODUCT	MAXIMUM LINEARITY ERROR (LSB)	MINIMUM SIGNAL-TO- (NOISE + DISTORTION) RATIO (dB)	SPECIFICATION TEMPERATURE RANGE	PACKAGE
ADS7821P	±4	83	-25°C to +85°C	Plastic DIP
ADS7821PB	±3	86	-25°C to +85°C	Plastic DIP
ADS7821U	±4	83	-25°C to +85°C	SOIC
ADS7821UB	±3	86	-25°C to +85°C	SOIC



For Immediate Assistance, Contact Your Local Salesperson

PIN#	NAME	DIGITAL I/O	DESCRIPTION
1	V _{IN}		Analog Input.
2	AGND1		Analog Ground, Used internally as ground reference point.
3	REF		Reference Input/Output. 2.2µF tantalum capacitor to ground.
4	CAP		Reference Buffer Capacitor. 2.2µF tantalum capacitor to ground.
5	AGND2		Analog Ground,
6	D15 (MSB)	0	Data Bit 15. Most Significant Bit (MSB) of conversion results. HI-Z state when \widehat{CS} is HIGH, or when R/ \widehat{C} is LOW.
7	D14	0	Data Bit 14. Hi-Z state when CS is HIGH, or when R/C is LOW.
8	D13	0	Data Bit 13. Hi-Z state when \overline{CS} is HIGH, or when R/ \overline{C} is LOW.
9	012	0	Data Bit 12. Hi-Z state when CS is HIGH, or when R/C is LOW.
10	D11	0	Data Bit 11. Hi-Z state when \overline{CS} is HIGH, or when R/\overline{C} is LOW.
11	D10	0	Data Bit 10. Hi-Z state when \overline{CS} is HiGH, or when R/ \overline{C} is LOW.
12	D9	0	Data Bit 9. Hi-Z state when \overline{CS} is HIGH, or when R/\overline{C} is LOW.
13	D8	0	Data Bit 8. Hi-Z state when CS is HIGH, or when R/C is LOW.
14	DGND		Digital Ground.
15	D7	0	Data Bit 7. Hi-Z state when CS is HIGH, or when R/C is LOW.
16	D6	0	Data Bit 6. Hi-Z state when \overline{CS} is HIGH, or when R/ \overline{C} is LOW.
17	D5	0	Data Bit 5. Hi-Z state when \overline{CS} is HIGH, or when R/\overline{C} is LOW.
18	D4	0	Data Bit 4. Hi-Z state when CS is HIGH, or when R/C is LOW.
19	D3	0	Data Bit 3. Hi-Z state when CS is HIGH, or when R/C is LOW.
20	D2	0	Data Bit 2. Hi-Z state when CS is HIGH, or when R/C is LOW.
21	D1	0	Data Bit 1. Hi-Z state when \widetilde{CS} is HIGH, or when R/C is LOW.
22	DO (LSB)	0	Data Bit 0. Lease Significant Bit (LSB) of conversion results. Hi-Z state when $\widetilde{\text{CS}}$ is HIGH, or when R/ $\widetilde{\text{C}}$ is LOW.
23	BYTE	1	Swaps Pins 6 through 13 with Pins 15 through 22 when HIGH. See Figures 2 and 5.
24	R/C	'	With CS LOW and BUSY HIGH, a Falling Edge on R/C Initiates a New Conversion. With CS LOW, a rising edge on R/C enables the parallel output.
25	CS	1	Internally OR'd with R/C. If R/C LOW, a talling edge on CS initiates a new conversion.
26	BUSY	0	At the start of a conversion, BUSY goes LOW and stays LOW until the conversion is completed and the digital outputs have been updated.
27	VANA	ł	Analog Supply Input. Nominally +5V. Decouple to ground with 0.1μF ceramic and 10μF tantalum capacitors.
28	V _{DIG}		Digital Supply Input. Nominally +5V. Connect directly to pin 27. Must be $\leq V_{ANA}$.

TABLE I. Pin Assignments.

PIN CONFIGURATION

