

MC14580B

4 x 4 MULTIPOINT REGISTER

The MC14580B is a 4 by 4 multipoint register useful in small scratch pad memories, arithmetic operations when coupled with an adder, and other data storage applications. It allows independent reading of any two words (or the same word at both outputs) while writing into any one of four words.

Address changing and data entry occur on the rising edge of the clock. When the write enable input is low, the contents of any word may be accessed but not altered.

- No Restrictions on Clock Input Rise or Fall Times
- 3-State Outputs
- Single Phase Clocking
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or one Low-power Schottky TTL Load Over the Rated Temperature Range
- Pin Compatible with CD40108



MAXIMUM RATINGS* (Voltages Referenced to V_{SS})

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage	-0.5 to +18.0	V
V _{in} , V _{out}	Input or Output Voltage (DC or Transient)	-0.5 to V _{DD} + 0.5	V
I _{in} , I _{out}	Input or Output Current (DC or Transient), per Pin	± 10	mA
P _D	Power Dissipation, per Package†	500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature (8-Second Soldering)	260	°C


*Maximum Ratings are those values beyond which damage to the device may occur.
 †Temperature Derating: Plastic "P" and D/DW" Packages: -7.0 mW/°C From 65°C To 125°C
 Ceramic "L" Packages: -12 mW/°C From 100°C To 125°C

6

BLOCK DIAGRAM



L SUFFIX
 CERAMIC
 CASE 623



P SUFFIX
 PLASTIC
 CASE 709




DW SUFFIX
 SOIC
 CASE 751E

ORDERING INFORMATION

MC14XXXBCP Plastic
 MC14XXXBCL Ceramic
 MC14XXXBDW SOIC

T_A 55 to 125 C for all packages

PIN ASSIGNMENT



MC14580B

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

Characteristic	Symbol	V _{DD} Vdc	-55°C		25°C			125°C		Unit
			Min	Max	Min	Typ #	Max	Min	Max	
Output Voltage V _{in} = V _{DD} or 0 "0" Level	V _{OL}	5.0	—	0.05	—	0	0.05	—	0.05	Vdc
		10	—	0.05	—	0	0.05	—	0.05	
15		—	0.05	—	0	0.05	—	0.05		
V _{in} = 0 or V _{DD} "1" Level	V _{OH}	5.0	4.95	—	4.95	5.0	—	4.95	—	Vdc
10		9.95	—	9.95	10	—	9.95	—		
15		14.95	—	14.95	15	—	14.95	—		
Input Voltage (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc) "0" Level	V _{IL}	5.0	—	1.5	—	2.25	1.5	—	1.5	Vdc
		10	—	3.0	—	4.50	3.0	—	3.0	
15		—	4.0	—	6.75	4.0	—	4.0		
(V _O = 0.5 or 4.5 Vdc) (V _O = 1.0 or 9.0 Vdc) (V _O = 1.5 or 13.5 Vdc) "1" Level	V _{IH}	5.0	3.5	—	3.5	2.75	—	3.5	—	Vdc
10		7.0	—	7.0	5.50	—	7.0	—		
15		11	—	11	8.25	—	11	—		
Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OH} = 4.6 Vdc) (V _{OH} = 9.5 Vdc) (V _{OH} = 13.5 Vdc) Source	I _{OH}	5.0	-3.0	—	-2.4	-4.2	—	-1.7	—	mAdc
		5.0	-0.64	—	-0.51	-0.88	—	-0.36	—	
10		-1.6	—	-1.3	-2.25	—	-0.9	—		
15		-4.2	—	-3.4	-8.8	—	-2.4	—		
(V _{OL} = 0.4 Vdc) (V _{OL} = 0.5 Vdc) (V _{OL} = 1.5 Vdc) Sink	I _{OL}	5.0	0.64	—	0.51	0.88	—	0.36	—	mAdc
10		1.6	—	1.3	2.25	—	0.9	—		
15		4.2	—	3.4	8.8	—	2.4	—		
Input Current	I _{in}	15	—	±0.1	—	±0.00001	±0.1	—	±1.0	μAdc
Input Capacitance (V _{in} = 0)	C _{in}	—	—	—	—	5.0	7.5	—	—	pF
Quiescent Current (Per Package)	I _{DD}	5.0	—	5.0	—	0.010	5.0	—	150	μAdc
		10	—	10	—	0.020	10	—	300	
		15	—	20	—	0.030	20	—	600	
Total Supply Current**† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching)	I _T	5.0	I _T = (1.18 μA/kHz) f + I _{DD}						μAdc	
10	I _T = (1.91 μA/kHz) f + I _{DD}									
15	I _T = (2.67 μA/kHz) f + I _{DD}									
Three-State Leakage Current	I _{TL}	15	—	±0.1	—	±0.00001	±0.1	—	±3.0	μAdc

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.

**The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) Vfk$$

where: I_T is in μA (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.004.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

6


MC14580B

SWITCHING CHARACTERISTICS* ($C_L = 50$ pF, $T_A = 25^\circ\text{C}$)

Characteristic	Symbol	V _{DD}	Min	Typ #	Max	Unit
Output Rise and Fall Time $t_{TLH}, t_{THL} = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}$ $t_{TLH}, t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ $t_{TLH}, t_{THL} = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns}$	t_{TLH}, t_{THL} (Figures 3 and 6)	5.0	—	100	200	ns
		10	—	50	100	
		15	—	40	80	
Propagation Delay Time Clock to Output	t_{PLH}, t_{PHL} (Figures 3 and 6)	5.0	—	650	1300	ns
		10	—	250	500	
		15	—	170	340	
Write Enable Setup Time (Enabling a Write or Read)	t_{su} (Figure 5)	5.0	800	400	—	ns
		10	300	150	—	
		15	200	100	—	
Write Enable Removal Time (Disabling a Write or Read)	t_{rem} (Figure 5)	5.0	0	-100	—	ns
		10	0	-50	—	
		15	0	-35	—	
Setup Time** Address, Data to Clock	t_{su} (Figure 3)	5.0	50	20	—	ns
		10	30	0	—	
		15	25	0	—	
Hold Time** Clock to Address, Data	t_h (Figure 3)	5.0	480	160	—	ns
		10	195	65	—	
		15	150	50	—	
3-State Enable/Disable Delay Time	t_{PHZ}, t_{PLZ} t_{PZH}, t_{PZL} (Figures 4 and 7)	5.0	—	130	260	ns
		10	—	60	120	
		15	—	45	90	
Clock Pulse Width	t_w (Figure 3)	5.0	820	410	—	ns
		10	330	165	—	
		15	220	110	—	

**When loading repetitive highs, the output may glitch low momentarily after the rising edge of Clock. However, data integrity remains unaffected and data is valid after the propagation delays listed in the Switching Characteristics Table.

FIGURE 1 – OUTPUT DRIVE CURRENT TEST CIRCUIT



	Sink Current	Source Current
Position of S1	2	1
$V_{GS} =$	V_{DD}	$-V_{DD}$
$V_{DS} =$	V_{out}	$V_{out} - V_{DD}$

6

MC14580B

FIGURE 2 – POWER DISSIPATION TEST CIRCUIT AND WAVEFORMS (3-State Inputs are High)




FIGURE 3




FIGURE 4




FIGURE 5




FIGURE 6 – TEST CIRCUIT






FIGURE 7 – TEST CIRCUIT



6

MC14580B

LOGIC DIAGRAM



6

TRUTH TABLE

Clock	WE	Write 1	Write 0	Read 1 _A	Read 0 _A	Read 1 _B	Read 0 _B	3-State A	3-State B	D _n	Q _{nA}	Q _{nB}
	1	0	1	0	1	0	1	1	1	1	1	1
	x	x	x	x	x	x	x	1	1	x	No Change	No Change
	x	x	x	x	x	x	x	0	0	x	Z	Z
	0	x	x	x	x	x	x	1	1	x	No Change	No Change
	1	x	x	x	x	x	x	1	1	x	No Change	No Change
	1	0	0	0	1	1	0	1	1	D _n to word 0	Contents of word 1 displayed	Contents of word 2 displayed
	0	0	0	0	1	1	0	1	1	Word 0 not altered	Contents of word 1 displayed	Contents of word 2 displayed

Z = High Impedance
X = Don't care