

# 1 K / 2 K × 8 Dual-port Static RAM

## Features

- True dual-ported memory cells, which allow simultaneous reads of the same memory location
- 1 K / 2 K × 8 organization
- 0.35 micron complementary metal oxide semiconductor (CMOS) for optimum speed and power
- High speed access: 15 ns
- Low operating power:  $I_{CC} = 110 \text{ mA}$  (typical), Standby:  $I_{SB3} = 0.05 \text{ mA}$  (typical)
- Fully asynchronous operation
- Automatic power-down
- $\overline{\text{BUSY}}$  output flag to indicate access to the same location by both ports
- $\overline{\text{INT}}$  flag for port-to-port communication
- Available in 52-pin plastic leaded chip carrier (PLCC), 52-pin plastic quad flat package (PQFP)
- Pb-free packages available


## Functional Description

CY7C131E / CY7C131AE / CY7C136E / CY7C136AE are high-speed, low-power CMOS 1 K / 2 K × 8 dual-port static RAMs. Two ports are provided permitting independent access to any location in memory. The CY7C131E / CY7C131AE / CY7C136E / CY7C136AE can be used as a standalone dual-port static RAM. It is the solution to applications requiring shared or buffered data, such as cache memory for DSP, bit-slice, or multi-processor designs.

Each port has independent control pins; chip enable ( $\overline{\text{CE}}$ ), write enable (R/W), and output enable ( $\overline{\text{OE}}$ ). Two flags are provided on each port,  $\overline{\text{BUSY}}$  and  $\overline{\text{INT}}$ . The  $\overline{\text{BUSY}}$  flag signals that the port is trying to access the same location, which is currently being accessed by the other port. The  $\overline{\text{INT}}$  is an interrupt flag indicating that data is placed in a unique location<sup>[1]</sup>. The  $\overline{\text{BUSY}}$  and  $\overline{\text{INT}}$  flags are push pull outputs. An automatic power-down feature is controlled independently on each port by the chip enable (CE) pins.

The CY7C131E / CY7C131AE / CY7C136E / CY7C136AE are available in 52-pin Pb-free PLCC and 52-pin Pb-free PQFP.

## Logic Block Diagram



### Notes

1. Unique location used by interrupt flag: 1 K × 8: Left port reads from 3FE, Right port reads from 3FF; 2 K × 8: Left port reads from 7FE, Right port reads from 7FF.
2.  $\overline{\text{BUSY}}$  is a push-pull output. No pull-up resistor required.
3.  $\overline{\text{INT}}$ : push-pull output. No pull-up resistor required.
4. 1 K × 8: A0–A9, 2 K × 8: A0–A10, address lines are for both left and right ports.

## Contents

|  |           |  |           |
|--|-----------|--|-----------|
| <b>Pin Configurations</b> .....          | <b>3</b>  | <b>Document Conventions</b> .....                    | <b>17</b> |
| <b>Pin Definitions</b> .....             | <b>3</b>  | Units of Measure .....                               | 17        |
| <b>Selection Guide</b> .....             | <b>3</b>  | <b>Appendix: Silicon Errata for</b>                  |           |
| <b>Maximum Ratings</b> .....             | <b>4</b>  | <b>CY7C131E/131AE/136E/136AE 1K/2K x 8</b>           |           |
| <b>Operating Range</b> .....             | <b>4</b>  | <b>Dual Port Static RAM</b> .....                    | <b>18</b> |
| <b>Electrical Characteristics</b> .....  | <b>4</b>  | Part Numbers Affected .....                          | 18        |
| <b>Capacitance[10]</b> .....             | <b>5</b>  | CY7C131E/131AE/136E/136AE                            |           |
| <b>AC Test Loads and Waveforms</b> ..... | <b>5</b>  | Qualification Status .....                           | 18        |
| <b>Switching Characteristics</b> .....   | <b>6</b>  | CY7C131E/131AE/136E/136AE                            |           |
| <b>Switching Characteristics</b> .....   | <b>8</b>  | Errata Summary .....                                 | 18        |
| <b>Switching Waveforms</b> .....         | <b>10</b> | <b>Document History Page</b> .....                   | <b>19</b> |
| <b>Ordering Information</b> .....        | <b>15</b> | <b>Sales, Solutions, and Legal Information</b> ..... | <b>20</b> |
| Ordering Code Definitions .....          | 15        | Worldwide Sales and Design Support .....             | 20        |
| <b>Package Diagrams</b> .....            | <b>16</b> | Products .....                                       | 20        |
| <b>Acronyms</b> .....                    | <b>17</b> | PSoC Solutions .....                                 | 20        |

## Pin Configurations

Figure 1. Pin Diagram - 52-pin PLCC (Top View)





Figure 2. Pin Diagram - 52-pin PQFP (Top View)



## Pin Definitions

| Left Port              | Right Port             | Description           |
|------------------------|------------------------|-----------------------|
| $\overline{CE}_L$      | $\overline{CE}_R$      | Chip Enable           |
| $R/\overline{W}_L$     | $R/\overline{W}_R$     | Read/Write Enable     |
| $\overline{OE}_L$      | $\overline{OE}_R$      | Output Enable         |
| $A_{0L}-A_{9/10L}$ [5] | $A_{0R}-A_{9/10R}$ [5] | Address               |
| $I/O_{0L}-I/O_{7L}$    | $I/O_{0R}-I/O_{7R}$    | Data Bus Input/Output |
| $\overline{INT}_L$     | $\overline{INT}_R$     | Interrupt Flag        |
| $\overline{BUSY}_L$    | $\overline{BUSY}_R$    | Busy Flag             |
| $V_{CC}$               |                        | Power                 |
| $GND$                  |                        | Ground                |

## Selection Guide

| Parameter   | 7C131E-15<br>7C131AE-15 | 7C131E-25<br>7C136E-25 | 7C131E-55<br>7C136E-55<br>7C136AE-55 | Unit |
|---|-------------------------|------------------------|--------------------------------------|------|
| Maximum Access Time   | 15                      | 25                     | 55                                   | ns   |
| Typical Operating Current                                     | 110                     | 100                    | 95                                   | mA   |
| Typical Standby Current for $I_{SB1}$ (both ports TTL level)  | 50                      | 45                     | 45                                   | mA   |
| Typical Standby Current for $I_{SB3}$ (Both ports CMOS level) | 0.05                    | 0.05                   | 0.05                                 | mA   |

**Note**

5. 1 K x 8: A0-A9, 2 K x 8: A0-A10, address lines are for both left and right ports.

## Maximum Ratings

Exceeding maximum ratings <sup>[6]</sup> may shorten the useful life of the device. User guidelines are not tested.

Storage temperature ..... -65 °C to +150 °C

Ambient temperature with power applied ..... -55 °C to +125 °C

Supply voltage to ground potential ..... -0.3 V to +7.0 V

DC voltage applied to outputs in High Z State ..... -0.5 V to +7.0 V

DC input voltage<sup>[8]</sup> ..... -0.5 V to +7.0 V

Output current into outputs (LOW) ..... 20 mA

Static discharge voltage ..... >1100 V

Latch up current ..... >200 mA

## Operating Range

| Range      | Ambient Temperature | V <sub>CC</sub> |
|------------|---------------------|-----------------|
| Commercial | 0 °C to +70 °C      | 5 V ± 10%       |
| Industrial | -40 °C to +85 °C    | 5 V ± 10%       |

## Electrical Characteristics

Over the Operating Range

| Parameter        | Description                              | Test Conditions  | 7C131E-15<br>7C131AE-15 |                    |            | 7C131E-25<br>7C136E-25 |                    |            | 7C131E-55<br>7C136E-55<br>7C136AE-55 |                    |            | Unit |
|------------------|--|--|-------------------------|--------------------|------------|------------------------|--------------------|------------|--------------------------------------|--------------------|------------|------|
|                  |  |  | Min                     | Typ <sup>[9]</sup> | Max        | Min                    | Typ <sup>[9]</sup> | Max        | Min                                  | Typ <sup>[9]</sup> | Max        |      |
| V <sub>OH</sub>  | Output HIGH Voltage                      | V <sub>CC</sub> = Min, I <sub>OH</sub> = -4.0 mA   | 2.4                     | -                  | -          | 2.4                    | -                  | -          | 2.4                                  | -                  | -          | V    |
| V <sub>OL</sub>  | Output LOW Voltage                       | V <sub>CC</sub> = Min, I <sub>OL</sub> = 4.0 mA  | -                       | -                  | 0.4        | -                      | -                  | 0.4        | -                                    | -                  | 0.4        | V    |
| V <sub>IH</sub>  | Input HIGH Voltage                       |  | 2.2                     | -                  | -          | 2.2                    | -                  | -          | 2.2                                  | -                  | -          | V    |
| V <sub>IL</sub>  | Input LOW Voltage                        |  | -                       | -                  | 0.8        | -                      | -                  | 0.8        | -                                    | -                  | 0.8        | V    |
| I <sub>OZ</sub>  | Output Leakage Current                   | GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> ,<br>Output disabled  | -20                     | -                  | +20        | -20                    | -                  | +20        | -20                                  | -                  | +20        | µA   |
| I <sub>CC</sub>  | V <sub>CC</sub> Operating Supply Current | V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA<br>Outputs disabled   | -                       | 110<br>115         | 190<br>200 | -                      | 100<br>110         | 170<br>180 | -                                    | 95<br>105          | 160<br>170 | mA   |
| I <sub>SB1</sub> | Standby Current, Both Ports, TTL Inputs  | CE <sub>L</sub> and CE <sub>R</sub> ≥ V <sub>IH</sub> ,<br>f = f <sub>MAX</sub> <sup>[7]</sup>   | -                       | 50<br>65           | 70<br>95   | -                      | 45<br>65           | 65<br>95   | -                                    | 45<br>65           | 65<br>95   | mA   |
| I <sub>SB2</sub> | Standby Current, One Port, TTL Inputs    | CE <sub>L</sub> or CE <sub>R</sub> ≥ V <sub>IH</sub> ,<br>Active Port Outputs Open,<br>f = f <sub>MAX</sub> <sup>[7]</sup>   | -                       | 120<br>135         | 180<br>205 | -                      | 110<br>135         | 160<br>205 | -                                    | 110<br>135         | 160<br>205 | mA   |
| I <sub>SB3</sub> | Standby Current, Both Ports, CMOS Inputs | <u>Both Ports</u><br>CE <sub>L</sub> and CE <sub>R</sub> ≥ V <sub>CC</sub> - 0.2 V,<br>V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V<br>or V <sub>IN</sub> ≤ 0.2 V, f = 0  | -                       | 0.05<br>0.05       | 0.5<br>0.5 | -                      | 0.05<br>0.05       | 0.5<br>0.5 | -                                    | 0.05<br>0.05       | 0.5<br>0.5 | mA   |
| I <sub>SB4</sub> | Standby Current, One Port, CMOS Inputs   | <u>One Port</u><br>CE <sub>L</sub> or CE <sub>R</sub> ≥ V <sub>CC</sub> - 0.2 V,<br>V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2 V<br>or V <sub>IN</sub> ≤ 0.2 V,<br>Active Port Outputs Open,<br>f = f <sub>MAX</sub> <sup>[7]</sup> | -                       | 110<br>125         | 160<br>175 | -                      | 100<br>125         | 140<br>175 | -                                    | 100<br>125         | 140<br>175 | mA   |

### Notes


- The voltage on any I/O pin cannot exceed the power pin during power-up.
- At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency of read cycle of 1/t<sub>RC</sub> and using AC Test Waveforms input levels of GND to 3 V.
- Pulse width < 20 ns.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC</sub>(typ.), T<sub>A</sub> = 25 °C.

### Capacitance<sup>[10]</sup>


| Parameter        | Description        | Test Conditions  | Max | Unit |
|------------------|--------------------|--|-----|------|
| C <sub>IN</sub>  | Input capacitance  | T <sub>A</sub> = 25 °C, f = 1 MHz, V <sub>CC</sub> = 5.0 V | 15  | pF   |
| C <sub>OUT</sub> | Output capacitance |  | 10  | pF   |

### AC Test Loads and Waveforms


Figure 3. AC Test Loads and Waveforms



(a) Normal Load (Load 1)




(b) Thévenin Equivalent (Load 1)



(c) Three-State Delay (Load 2)

(Used for t<sub>LZ</sub>, t<sub>HZ</sub>, t<sub>HZWE</sub>, and t<sub>LZWE</sub> including scope and jig)



**Note**

10. Tested initially and after any design or process changes that may affect these parameters.

## Switching Characteristics

Over the Operating Range

| Parameter <sup>[11]</sup>          | Description  | 7C131E-15/7C131AE-15 |     | 7C131E-25/7C136E-25 |     | Unit |
|------------------------------------|--|----------------------|-----|---------------------|-----|------|
|                                    |  | Min                  | Max | Min                 | Max |      |
| <b>Read Cycle</b>                  |  |                      |     |                     |     |      |
| $t_{RC}$                           | Read cycle time  | 15                   | –   | 25                  | –   | ns   |
| $t_{AA}$                           | Address to data valid <sup>[12]</sup>                  | –                    | 15  | –                   | 25  | ns   |
| $t_{OHA}$                          | Data hold from Address change                          | 3                    | –   | 3                   | –   | ns   |
| $t_{ACE}$                          | $\overline{CE}$ LOW to data valid <sup>[12]</sup>      | –                    | 15  | –                   | 25  | ns   |
| $t_{DOE}$                          | $\overline{OE}$ LOW to data valid <sup>[12]</sup>      | –                    | 10  | –                   | 15  | ns   |
| $t_{LZOE}$                         | $\overline{OE}$ LOW to Low Z <sup>[13, 14, 15]</sup>   | 3                    | –   | 3                   | –   | ns   |
| $t_{HZOE}$                         | $\overline{OE}$ HIGH to High Z <sup>[13, 14, 15]</sup> | –                    | 10  | –                   | 15  | ns   |
| $t_{LZCE}$                         | $\overline{CE}$ LOW to Low Z <sup>[13, 14, 15]</sup>   | 3                    | –   | 5                   | –   | ns   |
| $t_{HZCE}$                         | $\overline{CE}$ HIGH to High Z <sup>[13, 14, 15]</sup> | –                    | 10  | –                   | 15  | ns   |
| $t_{PU}$                           | $\overline{CE}$ LOW to power-up <sup>[13]</sup>        | 0                    | –   | 0                   | –   | ns   |
| $t_{PD}$                           | $\overline{CE}$ HIGH to power-down <sup>[13]</sup>     | –                    | 15  | –                   | 25  | ns   |
| <b>Write Cycle <sup>[16]</sup></b> |  |                      |     |                     |     |      |
| $t_{WC}$                           | Write cycle time                                       | 15                   | –   | 25                  | –   | ns   |
| $t_{SCE}$                          | $\overline{CE}$ LOW to write end                       | 12                   | –   | 20                  | –   | ns   |
| $t_{AW}$                           | Address setup to write end                             | 12                   | –   | 20                  | –   | ns   |
| $t_{HA}$                           | Address hold from write end                            | 0                    | –   | 0                   | –   | ns   |
| $t_{SA}$                           | Address setup to write start                           | 0                    | –   | 0                   | –   | ns   |
| $t_{PWE}$                          | R/ $\overline{W}$ pulse width                          | 10                   | –   | 12                  | –   | ns   |
| $t_{SD}$                           | Data setup to write end                                | 10                   | –   | 15                  | –   | ns   |
| $t_{HD}$                           | Data hold from write end                               | 0                    | –   | 0                   | –   | ns   |
| $t_{HZWE}^{[13]}$                  | R/ $\overline{W}$ LOW to High Z <sup>[15]</sup>        | –                    | 10  | –                   | 15  | ns   |
| $t_{LZWE}^{[13]}$                  | R/ $\overline{W}$ HIGH to Low Z <sup>[15]</sup>        | 3                    | –   | 3                   | –   | ns   |

### Notes

11. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V and output loading of the specified  $I_{OL}/I_{OH}$  and 30 pF load capacitance.
12. AC Test Conditions use  $V_{OH} = 1.6$  V and  $V_{OL} = 1.4$  V.
13. This parameter is guaranteed but not tested.
14. At any given temperature and voltage condition for any given device,  $t_{HZCE}$  is less than  $t_{LZCE}$  and  $t_{HZOE}$  is less than  $t_{LZOE}$ .
15. Parameters  $t_{LZCE}$ ,  $t_{LZWE}$ ,  $t_{HZOE}$ ,  $t_{LZOE}$ ,  $t_{HZCE}$  and  $t_{HZWE}$  are tested with  $C_L = 5$  pF as in part (c) of [Figure 3 on page 5](#). Transition is measured  $\pm 500$  mV from steady state voltage.
16. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and R/ $\overline{W}$  LOW. Both signals must be low to initiate a write and either signal can terminate

## Switching Characteristics (continued)

Over the Operating Range

| Parameter <sup>[11]</sup>                   | Description   | 7C131E-15/7C131AE-15 |     | 7C131E-25/7C136E-25 |     | Unit |
|---|---|----------------------|-----|---------------------|-----|------|
|   |   | Min                  | Max | Min                 | Max |      |
| <b>Busy/Interrupt Timing<sup>[17]</sup></b> |   |                      |     |                     |     |      |
| t <sub>BLA</sub>                            | BUSY LOW from Address match                         | –                    | 15  | –                   | 20  | ns   |
| t <sub>BHA</sub>                            | BUSY HIGH from Address mismatch <sup>[18]</sup>     | –                    | 15  | –                   | 20  | ns   |
| t <sub>BLC</sub>                            | BUSY LOW from CE LOW                                | –                    | 15  | –                   | 20  | ns   |
| t <sub>BHC</sub>                            | BUSY HIGH from CE HIGH <sup>[18]</sup>              | –                    | 15  | –                   | 20  | ns   |
| t <sub>PS</sub>                             | Port setup for priority                             | 5                    | –   | 5                   | –   | ns   |
| t <sub>BDD</sub>                            | BUSY HIGH to valid data                             | –                    | 15  | –                   | 25  | ns   |
| t <sub>DDD</sub>                            | Write data valid to read data valid <sup>[19]</sup> | –                    | 25  | –                   | 30  | ns   |
| t <sub>WDD</sub>                            | Write pulse to data delay <sup>[19]</sup>           | –                    | 30  | –                   | 45  | ns   |
| <b>Interrupt Timing</b>                     |   |                      |     |                     |     |      |
| t <sub>WINS</sub>                           | R/W to INTERRUPT set time                           | –                    | 15  | –                   | 25  | ns   |
| t <sub>EINS</sub>                           | CE to INTERRUPT set time                            | –                    | 15  | –                   | 25  | ns   |
| t <sub>INS</sub>                            | Address to INTERRUPT set time                       | –                    | 15  | –                   | 25  | ns   |
| t <sub>OINR</sub>                           | OE to INTERRUPT reset time <sup>[18]</sup>          | –                    | 15  | –                   | 25  | ns   |
| t <sub>EINR</sub>                           | CE to INTERRUPT reset time <sup>[18]</sup>          | –                    | 15  | –                   | 25  | ns   |
| t <sub>INR</sub>                            | Address to INTERRUPT reset time <sup>[18]</sup>     | –                    | 15  | –                   | 25  | ns   |

### Notes

17. Test conditions used are Load 2.

18. These parameters are measured from the input signal changing, until the output pin goes to a high impedance state.

19. A write operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following:  
 BUSY on Port B goes HIGH.  
 Port B's address toggled.  
 CE for Port B is toggled.

## Switching Characteristics

Over the Operating Range

| Parameter                                    | Description                                     | 7C131E-55<br>7C136E-55<br>7C136AE-55 |     | Unit |
|--|---|--------------------------------------|-----|------|
|  |   | Min                                  | Max |      |
| <b>Read Cycle</b>                            |   |                                      |     |      |
| $t_{RC}$                                     | Read cycle time                                 | 55                                   | –   | ns   |
| $t_{AA}$                                     | Address to data valid <sup>[21]</sup>           | –                                    | 55  | ns   |
| $t_{OHA}$                                    | Data hold from Address change                   | 3                                    | –   | ns   |
| $t_{ACE}$                                    | CE LOW to data valid <sup>[21]</sup>            | –                                    | 55  | ns   |
| $t_{DOE}$                                    | OE LOW to data valid <sup>[21]</sup>            | –                                    | 25  | ns   |
| $t_{LZOE}$                                   | OE LOW to Low Z <sup>[21, 22, 23]</sup>         | 3                                    | –   | ns   |
| $t_{HZOE}$                                   | OE HIGH to High Z <sup>[21, 22, 23]</sup>       | –                                    | 25  | ns   |
| $t_{LZCE}$                                   | CE LOW to Low Z <sup>[21, 22, 23]</sup>         | 5                                    | –   | ns   |
| $t_{HZCE}$                                   | CE HIGH to High Z <sup>[21, 22, 23]</sup>       | –                                    | 25  | ns   |
| $t_{PU}$                                     | CE LOW to power-up <sup>[22]</sup>              | 0                                    | –   | ns   |
| $t_{PD}$                                     | CE HIGH to power-down <sup>[22]</sup>           | –                                    | 35  | ns   |
| <b>Write Cycle</b>                           |   |                                      |     |      |
| $t_{WC}$                                     | Write cycle time                                | 55                                   | –   | ns   |
| $t_{SCE}$                                    | CE LOW to write end                             | 40                                   | –   | ns   |
| $t_{AW}$                                     | Address setup to write end                      | 40                                   | –   | ns   |
| $t_{HA}$                                     | Address hold from write end                     | 2                                    | –   | ns   |
| $t_{SA}$                                     | Address setup to write start                    | 0                                    | –   | ns   |
| $t_{PWE}$                                    | R/W pulse width                                 | 30                                   | –   | ns   |
| $t_{SD}$                                     | Data setup to write end                         | 20                                   | –   | ns   |
| $t_{HD}$                                     | Data hold from write end                        | 0                                    | –   | ns   |
| $t_{HZWE}$                                   | R/W LOW to High Z <sup>[24]</sup>               | –                                    | 25  | ns   |
| $t_{LZWE}$                                   | R/W HIGH to Low Z <sup>[24]</sup>               | 3                                    | –   | ns   |
| <b>Busy/Interrupt Timing <sup>[20]</sup></b> |   |                                      |     |      |
| $t_{BLA}$                                    | BUSY LOW from Address match                     | –                                    | 30  | ns   |
| $t_{BHA}$                                    | BUSY HIGH from Address mismatch <sup>[25]</sup> | –                                    | 30  | ns   |
| $t_{BLC}$                                    | BUSY LOW from CE LOW                            | –                                    | 30  | ns   |
| $t_{BHC}$                                    | BUSY HIGH from CE HIGH <sup>[25]</sup>          | –                                    | 30  | ns   |
| $t_{PS}$                                     | Port setup for priority                         | 5                                    | –   | ns   |
| $t_{BDD}$                                    | BUSY HIGH to valid data                         | –                                    | 45  | ns   |

### Notes

20. Test conditions used are Load 2.
21. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{R/W}$  LOW. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
22. AC Test Conditions use  $V_{OH} = 1.6$  V and  $V_{OL} = 1.4$  V.
23. These parameters are measured from the input signal changing, until the output pin goes to a high impedance state.
24. Parameters  $t_{LZCE}$ ,  $t_{LZWE}$ ,  $t_{HZOE}$ ,  $t_{LZOE}$ ,  $t_{HZCE}$  and  $t_{HZWE}$  are tested with  $C = 5$  pF as in part (b) of Figure 3 on page 5. Transition is measured  $\pm 500$  mV from steady state voltage.
25. A write operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following:
  - BUSY on Port B goes HIGH.
  - Port B's address toggled.
  - CE for Port B is toggled.
  - R/W for Port B is toggled during valid read.



## Switching Characteristics (continued)

Over the Operating Range


| Parameter               | Description   | 7C131E-55<br>7C136E-55<br>7C136AE-55 |     | Unit |
|-------------------------|---|--------------------------------------|-----|------|
|                         |   | Min                                  | Max |      |
| $t_{\text{DDD}}$        | Write data valid to read data valid <sup>[26]</sup> | –                                    | 30  | ns   |
| $t_{\text{WDD}}$        | Write pulse to data delay <sup>[26]</sup>           | –                                    | 45  | ns   |
| <b>Interrupt Timing</b> |   |                                      |     |      |
| $t_{\text{WINS}}$       | R/W to INTERRUPT set time                           | –                                    | 45  | ns   |
| $t_{\text{EINS}}$       | CE to INTERRUPT set time                            | –                                    | 45  | ns   |
| $t_{\text{INS}}$        | Address to INTERRUPT set time                       | –                                    | 45  | ns   |
| $t_{\text{OINR}}$       | OE to INTERRUPT reset time <sup>[27]</sup>          | –                                    | 45  | ns   |
| $t_{\text{EINR}}$       | CE to INTERRUPT reset time <sup>[27]</sup>          | –                                    | 45  | ns   |
| $t_{\text{INR}}$        | Address to INTERRUPT reset time <sup>[27]</sup>     | –                                    | 45  | ns   |

### Notes


26. A write operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following:  
 BUSY on Port B goes HIGH.  
 Port B's address toggled.  
 CE for Port B is toggled.  
 R/W for Port B is toggled during valid read.
27. These parameters are measured from the input signal changing, until the output pin goes to a high impedance state.

**Switching Waveforms**


**Figure 4. Read Cycle No. 1 [28, 29]  
Either Port ADDR Access**



**Figure 5. Read Cycle No. 2 [28, 30]  
Either Port  $\overline{CE}/\overline{OE}$  Access**



**Figure 6. Write Cycle No. 1 ( $\overline{OE}$  Three-States Data I/Os – Either Port) [31, 32]**



**Notes**

- 28. R/W is HIGH for read cycle.
- 29. Device is continuously selected,  $\overline{CE} = V_{IL}$  and  $\overline{OE} = V_{IL}$ .
- 30. Address valid prior to or coincident with CE transition LOW.
- 31. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and R/W LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing must be referenced to the rising edge of the signal that terminates the write.
- 32. If  $\overline{OE}$  is LOW during a R/W controlled write cycle, the write pulse width must be the larger of  $t_{PWE}$  or  $t_{HZOE} + t_{SD}$  to allow the data I/O pins to enter high impedance and for data to be placed on the bus for the required  $t_{SD}$ .

### Switching Waveforms (continued)

Figure 7. Write Cycle No. 2 (R/W Three-States Data I/Os – Either Port) [33, 34]





Figure 8. Read Cycle No. 3 [35]



**Notes**

- 33. These parameters are measured from the input signal changing, until the output pin goes to a high impedance state.
- 34. If the  $\overline{\text{CE}}$  LOW transition occurs simultaneously with or after the  $\overline{\text{R/W}}$  LOW transition, the outputs remain in a high impedance state.
- 35.  $\text{CEL} = \text{CER} = \text{LOW}$ .
- 36. If  $\text{OE}$  is LOW during a  $\overline{\text{R/W}}$  controlled write cycle, the write pulse width must be the larger of  $t_{\text{PWE}}$  or  $(t_{\text{HZWE}} + t_{\text{SD}})$  to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{\text{SD}}$ . If  $\text{OE}$  is HIGH during a  $\overline{\text{R/W}}$  controlled write cycle, this requirements does not apply and the write pulse can be as short as the specified  $t_{\text{PWE}}$ .
- 37. Transition is measured  $\pm 500$  mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100% tested.

Switching Waveforms (continued)

Figure 9. Busy Timing Diagram No. 1 ( $\overline{CE}$  Arbitration)<sup>[38]</sup>





Figure 10. Busy Timing Diagram No. 2 (ADDR Arbitration)<sup>[38]</sup>





Note

38. If  $t_{PS}$  is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side  $\overline{BUSY}$  will be asserted.

Switching Waveforms (continued)

Figure 11. Interrupt Timing Diagrams




Notes

- 39. Parameter  $t_{INS}$  or  $t_{INR}$  depends on which enable pin ( $\overline{\text{CE}}_L$  or  $\overline{\text{R}}/\overline{\text{W}}_L$ ) is asserted last.
- 40. Parameter  $t_{HA}$  depends on which enable pin ( $\overline{\text{CE}}_L$  or  $\overline{\text{R}}/\overline{\text{W}}_L$ ) is deasserted first.

Switching Waveforms (continued)

Figure 12. Interrupt Timing Diagrams




Notes

- 41. Parameter  $t_{INS}$  or  $t_{INR}$  depends on which enable pin ( $\overline{CE}_L$  or  $R/\overline{W}_L$ ) is asserted last.
- 42. Parameter  $t_{HA}$  depends on which enable pin ( $\overline{CE}_L$  or  $R/\overline{W}_L$ ) is deasserted first.

### Ordering Information


| Speed (ns)                    | Ordering Code   | Package Name | Package Type                               | Operating Range |
|-------------------------------|-----------------|--------------|--|-----------------|
| <b>1 K x 8 Dual-port SRAM</b> |                 |              |  |                 |
| 15                            | CY7C131AE-15JXI | 51-85004     | 52-pin Pb-free Plastic Leaded Chip Carrier | Industrial      |
|                               | CY7C131E-15NXI  | 51-85042     | 52-pin Pb-free Plastic Quad Flatpack       |                 |
| 25                            | CY7C131E-25JXC  | 51-85004     | 52-pin Pb-free Plastic Leaded Chip Carrier | Commercial      |
|                               | CY7C131E-25NXC  | 51-85042     | 52-pin Pb-free Plastic Quad Flatpack       |                 |
| 55                            | CY7C131E-55JXC  | 51-85004     | 52-pin Pb-free Plastic Leaded Chip Carrier | Commercial      |
|                               | CY7C131E-55NXC  | 51-85042     | 52-pin Pb-free Plastic Quad Flatpack       |                 |
|                               | CY7C131E-55JXI  | 51-85004     | 52-pin Pb-free Plastic Leaded Chip Carrier | Industrial      |
|                               | CY7C131E-55NXI  | 51-85042     | 52-pin Pb-free Plastic Quad Flatpack       |                 |
| <b>2 K x 8 Dual-port SRAM</b> |                 |              |  |                 |
| 25                            | CY7C136E-25JXC  | 51-85004     | 52-pin Pb-free Plastic Leaded Chip Carrier | Commercial      |
|                               | CY7C136E-25NXC  | 51-85042     | 52-pin Pb-free Plastic Quad Flatpack       |                 |
|                               | CY7C136E-25JXI  | 51-85004     | 52-pin Pb-free Plastic Leaded Chip Carrier | Industrial      |
| 55                            | CY7C136E-55JXC  | 51-85004     | 52-pin Pb-free Plastic Leaded Chip Carrier | Commercial      |
|                               | CY7C136E-55NXC  | 51-85042     | 52-pin Pb-free Plastic Quad Flatpack       |                 |
|                               | CY7C136AE-55JXI | 51-85004     | 52-pin Pb-free Plastic Leaded Chip Carrier | Industrial      |
|                               | CY7C136AE-55NXI | 51-85042     | 52-pin Pb-free Plastic Quad Flatpack       |                 |

### Ordering Code Definitions




**Package Diagrams**

**Figure 13. 52-pin PLCC (0.756 x 0.756 Inches) J52 Package Outline, 51-85004**



**Figure 14. 52-pin PQFP (10 x 10 x 2.0 mm) N5210 Package Outline, 51-85042**





## Acronyms

| Acronym         | Description                             |
|-----------------|---|
| $\overline{CE}$ | Chip Enable                             |
| CMOS            | Complementary Metal Oxide Semiconductor |
| I/O             | Input/Output                            |
| $\overline{OE}$ | Output Enable                           |
| PLCC            | Plastic Leaded Chip Carrier             |
| PQFP            | Plastic Quad Flat Package               |
| SRAM            | Static Random Access Memory             |
| TTL             | Transistor-Transistor Logic             |
| $\overline{WE}$ | Write Enable                            |

## Document Conventions

### Units of Measure

| Symbol             | Unit of Measure |
|--------------------|-----------------|
| $^{\circ}\text{C}$ | degree Celsius  |
| $\mu\text{A}$      | microampere     |
| mA                 | milliampere     |
| mV                 | millivolt       |
| ns                 | nanosecond      |
| $\Omega$           | ohm             |
| %                  | percent         |
| pF                 | picofarad       |
| V                  | volt            |
| W                  | watt            |

## Appendix: Silicon Errata for CY7C131E/131AE/136E/136AE 1K/2K x 8 Dual Port Static RAM

This section describes the errata for the 1K/2K x 8 Dual Port Static RAM, CY7C131E/131AE/136E/136AE. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

### Part Numbers Affected

| Part Number | Device Characteristics |
|-------------|------------------------|
| CY7C131E/AE | All Speed Grades       |
| CY7C136E/AE | All Speed Grades       |

### CY7C131E/131AE/136E/136AE Qualification Status

Product Status: In Production

### CY7C131E/131AE/136E/136AE Errata Summary

This table defines the errata applicability to available CY7C131E/131AE/136E/136AE family devices. An "X" indicates that the errata pertains to the selected device.

**Note** Errata items, in the table below, are hyperlinked. Click on any item entry to jump to its description.

| Items                                  | Part Number               | Silicon Revision | Fix Status  |
|--|---------------------------|------------------|---|
| [1] <a href="#">Chip Disable Issue</a> | CY7C131E/131AE/136E/136AE | [X]              | Fix in progress. Fixed samples to be available from early April 2012. |

#### 1. Chip Disable Issue

##### ■ Problem Definition

Chip Enable pin ( $\overline{CE}$ ) does not tristate I/Os of the Dual Port RAM under certain input conditions.

##### ■ Parameters Affected

$t_{HZCE}$  ( $\overline{CE}$  HIGH to High Z).  $\overline{CE}$  HIGH does not tristate the I/Os.

##### ■ Trigger Condition(s)

Output Enable pin ( $\overline{OE}$ ) held LOW,  $\overline{R/W}$  held HIGH and when chip is disabled ( $\overline{CE}$  pin held HIGH).

##### ■ Scope of Impact

Bus contention in shared bus architectures where data and control lines are shared. There is no impact of this issue in standalone architectures where data and control lines are not shared.

##### ■ Workaround

Solutions to prevent bus contention:

1. The  $\overline{OE}$  signal should be held HIGH when  $\overline{CE}$  is disabled. This will ensure the data lines are tri-stated.
2. The  $\overline{R/W}$  signal can be LOW (write mode) when  $\overline{CE}$  is disabled. This prevents the Dual Port RAM from driving the data lines. Since  $\overline{CE}$  is disabled, the memory is not corrupted.

If these workarounds are not suitable for your application, Cypress will provide fixed samples that do not exhibit the chip disable issue. The timeline for this is mentioned in the Fix Status section.

##### ■ Fix Status

This chip disable issue will be fixed in the new samples and will be available by early April 2012. Support for older parts (CY7C131/131A/136/136A) will be continued until early April 2012.

## Document History Page

| Document Title: CY7C131E/CY7C131AE/CY7C136E/CY7C136AE, 1 K / 2 K × 8 Dual-port Static RAM |         |                 |                 |  |
|---|---------|-----------------|-----------------|--|
| Document Number: 001-64231  |         |                 |                 |  |
| Rev.  | ECN No. | Orig. of Change | Submission Date | Description of Change  |
| **  | 3038037 | ADMU            | 09/24/2010      | New data sheet   |
| *A  | 3394800 | ADMU            | 10/04/2011      | <p>Changed status from Preliminary to Final.</p> <p>Updated <a href="#">Maximum Ratings</a> (Removed (Pin 48 to Pin 24)).</p> <p>Updated <a href="#">Electrical Characteristics</a> (changed minimum value of I<sub>OZ</sub> parameter from -10 μA to -20 μA, changed maximum value of I<sub>OZ</sub> parameter from +10 μA to +20 μA and changed maximum value of I<sub>SB3</sub> from 0.5 mA to 15 mA for both Commercial and Industrial temperature ranges).</p> <p>Updated <a href="#">Package Diagrams</a> (Updated revision of 51-85004 from *B to *C and revision of 51-85042 from *A to *C).</p> <p>Updated in new template.</p>   |
| *B  | 3403147 | ADMU            | 10/12/2011      | No technical updates.  |
| *C  | 3435230 | ADMU            | 11/17/2011      | <p>Updated <a href="#">Features</a> (Removed a feature “Expandable data bus width to 16 bits or more using Master/Slave chip select when using more than one device.” and updated another feature to read as “BUSY output flag to indicate access to the same location by both ports.”).</p> <p>Updated <a href="#">Functional Description</a> (Updated the sentence in the first paragraph to read as “The CY7C131E / CY7C131AE / CY7C136E / CY7C136AE can be used as a standalone dual-port static RAM.”).</p> <p>Updated Note 2 to read as “BUSY is a push-pull output. No pull-up resistor required.”.</p> <p>Updated Note 3 to read as “Interrupt: push-pull output. No pull-up resistor required.”.</p> <p>Updated <a href="#">Maximum Ratings</a> (Removed “(per MIL-STD-883, Method 3015)”).</p> <p>Updated <a href="#">Electrical Characteristics</a> (Removed the Note “See the last page of this specification for Group A subgroup testing information.” and its reference in Parameter column.).</p> <p>Updated <a href="#">Capacitance[10]</a> (Changed maximum value of C<sub>IN</sub> parameter from 10 pF to 15 pF).</p> <p>Updated <a href="#">AC Test Loads and Waveforms</a>.</p> <p>Updated <a href="#">Switching Characteristics</a> (Removed the Note “See the last page of this specification for Group A subgroup testing information.” and its reference in Parameter column.).</p> <p>Updated <a href="#">Switching Characteristics</a> (Changed the minimum value of t<sub>OHA</sub> from 0 ns to 3 ns).</p> <p>Removed the section “Typical DC and AC Characteristics”.</p> <p>Removed the section “Reference Documents”.</p> |
| *D  | 3620277 | ADMU            | 06/15/2012      | <p>Added footnotes 9, 13, 17, 20, 36, 37, 39, 40, 41, and 42.</p> <p>Missing overbars updated.</p> <p>Removed “Slave Diagrams”.</p> <p>Updated Figure 3 with value 5 ns.</p> <p>Updated <a href="#">Maximum Ratings</a> (updated Static discharge voltage from 2001 V to 1100 V).</p> <p>Corrected the typo in <a href="#">Electrical Characteristics</a>.</p> <p>Updated <a href="#">Package Diagrams</a> (51-85042 from Rev *C to *D).</p> <p>Updated I<sub>CC</sub> parameters in <a href="#">Electrical Characteristics</a> table.</p> <p>Updated Typical Operating Current parameters in <a href="#">Selection Guide</a>.</p>   |
| *E  | 3997575 | ADMU            | 05/15/2013      | <p>Updated <a href="#">Package Diagrams</a>:<br/>spec 51-85004 – Changed revision from *C TO *D.</p> <p>Added <a href="#">Appendix: Silicon Errata for CY7C131E/131AE/136E/136AE 1K/2K × 8 Dual Port Static RAM</a>.</p>   |

## Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

### Products

|  |  |
|--|--|
| <a href="#">Automotive</a>                   | <a href="http://cypress.com/go/automotive">cypress.com/go/automotive</a>   |
| <a href="#">Clocks &amp; Buffers</a>         | <a href="http://cypress.com/go/clocks">cypress.com/go/clocks</a>   |
| <a href="#">Interface</a>                    | <a href="http://cypress.com/go/interface">cypress.com/go/interface</a>   |
| <a href="#">Lighting &amp; Power Control</a> | <a href="http://cypress.com/go/powerpsoc">cypress.com/go/powerpsoc</a><br><a href="http://cypress.com/go/plc">cypress.com/go/plc</a> |
| <a href="#">Memory</a>                       | <a href="http://cypress.com/go/memory">cypress.com/go/memory</a>   |
| <a href="#">Optical &amp; Image Sensing</a>  | <a href="http://cypress.com/go/image">cypress.com/go/image</a>   |
| <a href="#">PSoC</a>                         | <a href="http://cypress.com/go/psoc">cypress.com/go/psoc</a>   |
| <a href="#">Touch Sensing</a>                | <a href="http://cypress.com/go/touch">cypress.com/go/touch</a>   |
| <a href="#">USB Controllers</a>              | <a href="http://cypress.com/go/USB">cypress.com/go/USB</a>   |
| <a href="#">Wireless/RF</a>                  | <a href="http://cypress.com/go/wireless">cypress.com/go/wireless</a>   |

### PSoC Solutions

[psoc.cypress.com/solutions](http://psoc.cypress.com/solutions)  
PSoC 1 | PSoC 3 | PSoC 5

---

© Cypress Semiconductor Corporation, 2010-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.