MCM32128A

128K x 32 Bit **Fast Static RAM Module**

The MCM32128A is a 4M bit static random access memory module organized as 131,072 words of 32 bits. The module is offered in a 64-lead single in-line memory module (SIMM). Four MCM6226 fast static RAMs, packaged in 32-lead SOJ packages are mounted on a printed circuit board along with four decoupling capacitors.


The MCM6226 is a high-performance CMOS fast static FAM organized as 131,072 words of 8 bits, fabricated using high-performance sideon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM32128A is equipped with output enable (G) and four separate byte enable $(\overline{E1} - \overline{E4})$ inputs, allowing for greater system flexibility. The \overline{G} input, when high, will force the outputs to high impedance. Ex high will do the same for byte x.

- Single 5 V ± 10% Power Supply
- Fast Access Times: 15/20/25 ns
- · Three-State Outputs
- · Fully TTL Compatible
- · JEDEC Standard Pinout
- Power Requirement: 520/480/460 mA Maximum, Active AC
- · High Board Density ZIP or SIMM Package
- Byte Operation: Four Separate Chip Enables, One for Each Byte
- High Quality Four-Layer FR4 PWB with Separate Interna Power and **Ground Planes**
- Incorporates Motorola's State-of-the-Art Fast Static RANs


PIN NAMES						
A0 – A16	Addres:	Inputs				
W	Write 8	Enable				
Ğ	Output 6	Enable				
Ē1 – Ē4	Byte {	nables				
DQ0 - DQ3	1 Data Input	Output				
V _C C	+ 5 V Power :	Supply				
Vss		around				
PD0 - PD1	Package	ensity				

For proper operation of the device VSS must be connected to ground



5/95

FUNCTIONAL BLOCK DIAGRAM 128K x 32 MEMORY MODULE



PD0 - PD1 ---- NC

TRUTH TABLE

Ex	G	W	Mode	V _{CC} Current	Output	Cycle
Н	Х	Х	Not Selected	ISB1 or ISB2	High-Z	_
L	Н	Η	Read	ICCA	High-Z	_
L		Ι	Read	ICCA	D _{out}	Read Cycle
L	Х	L	Write	ICCA	Din	Write Cycle

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to Voc = 0 V)

ABOUTO III III AMARINI III II	C (Vollages referen	000 10 155 - 0 17	
Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to 7.0	V
Voltage Relative to V _{SS}	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	lout	± 30	mA
Power Dissipation	PD	4.4	w
Temperature Under Bias	T _{bias}	- 10 to + 85	°C
Operating Temperature	TA	0 to + 70	°C
Storage Temperatrue	T _{stg}	- 25 to + 125	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

The devices on this module contain circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedance circuits

These CMOS memory circuits have been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The module is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to V_{SS} = 0 V)

Parameter	Symbol	Min	Max	Unit
Supply Voltage (Operating Voltage Range)	vcc	4.5	5.5	V
Input High Voltage	VIH	2.2	V _{CC} +0.3*	V
Input Low Voltage	VIL	- 0.5**	0.8	٧

^{*} V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2 V ac (pulse width \leq 20 ns)

DC CHARACTERISTICS

Parameter		Symbol	Min	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})		llkg(l)	_	± 4	μА
Output Leakage Current (\overline{G} , $\overline{Ex} = V_{IH}$, $V_{Out} = 0$ to V_{CC})	lkg(O)	_	± 4	μА	
AC Active Supply Current $(\overline{G}, \overline{Ex} = V_{IL}, I_{Out} = 0 \text{ mA},$ Cycle time $\geq t_{AVAV}$ min)	MCM32128A-15: t _{AVAV} = 15 ns MCM32128A-20: t _{AVAV} = 20 ns MCM32128A-25: t _{AVAV} = 25 ns	ICCA		520 480 460	mA
AC Standby Current ($\overline{Ex} = V_{IH}$, Cycle time $\ge t_{AVAV}$ min)		ISB1	_	160	mA
CMOS Standby Current ($\overline{Ex} \ge V_{CC} - 0.2 \text{ V}$, All Inputs $\ge V_{CC}$	CC - 0.2 V or ≤ 0.2 V)	I _{SB2}	_	20	mA
Output Low Voltage (I _{OL} = + 8.0 mA)			_	0.4	V
Output High Voltage (I _{OH} = - 4.0 mA)		Voн	2.4		V

NOTE: Good decoupling of the local power supply should always be used.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

	Symbol	Max	Unit	
Input Capacitance	(All pins except DQ0 – DQ31 and $\overline{E1}$ – $\overline{E4}$) ($\overline{E1}$ – $\overline{E4}$)	C _{in} C _{in}	24 14	pF pF
Input/Output Capacitance	(DQ0 – DQ31)	C _{out}	9	pF

MOTOROLA FAST SRAM

^{**} V_{IL} (min) = - 3.0 V ac (pulse width ≤ 20 ns)

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ }^{7}\text{A} = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Load See Figure 1A Unless Otherwise Noted
Output Timing Reference Level	Input Rise/Fall Time 3 ns
Input Pulse Levels	


READ CYCLE TIMING (See Notes 1 and 2)

		MCM32128A-15		MCM32128A-20		MCM32128A-25			I
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	15	_	20		25		ns	3
Address Access Time	†AVQ\/		15		20	_	25	ns	
Enable Access Time	1ELQV	_	15		20		25	ns	
Output Enable Access Time	tGLQ∀		8		9	_	10	ns	
Output Hold from Address Change	†AXQX	5		5	_	5		ns	
Enable Low to Output Active	†ELQ)	5	_	5	1 -	5	_	ns	4,5,6
Output Enable to Output Active	†GLQX	0	_	0		0		ns	4,5,6
Enable High to Output High-Z	tEHQZ	0	6	0	7	0	8	ns	4,5,6
Output Enable High to Output High-Z	tGHQZ	0	6	0	7	0	8	ns	4,5,6
Power Up Time	tELICCH.	0	_	0		0	_	ns	
Power Down Time	\$EHICCL		15	_	20	_	25	ns	

NOTES:

- 1. W is high for read cycle.
- 2. E1 E4 are represented by E in these timing specifications, any combination of Exs may be asserted.
- 3. All read cycle timing is referenced from the last valid address to the first transitioning address.
- At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} min, and t_{GHQZ} max is less than t_{GHQZ} min, both for a given device and from device to device.
- 5. Transition is measured \pm 500 mV from steady–state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected ($\overline{E} = V_{|L}$, $\overline{G} = V_{|L}$).

AC TEST LOADS




TIMING LIMITS


The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

6

READ CYCLE 1 (See Note 7 Above)



READ CYCLE 2 (See Note)



NOTE: Addresses valid prior to or coincident with $\overline{\mathsf{E}}$ going low.


MOTOROLA FAST SRAM MCM32128A

		MCM32128A~15		MCM32128A-20		MCM32128A-25			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Tirne	tavav	15	T	20		25		ns	3
Address Setup Time	tavw_	0		0		0		ns	
Address Valid to End of Write	tavwh	12	_	15	-	17	_	ns	
Write Pulse Width	twlwh,	12	_	15	_	17	_	ns	
Data Valid to End of Write	tDVWH	7	_	8	_	10	-	ns	
Data Hold Time	twhox	0		0		0		ns	
Write Low to Data ⊢igh–Z	tw.cz	0	6	0	7	0	8	ns	4,5,6
Write High to Output Active	twhox	5		5	_	5	_	ns	4,5,6
Write Recovery Time	tWHAX	0		0		0	_	ns	

NOTES:

- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. $\overline{E1}$ $\overline{E4}$ are represented by \overline{E} in these timing specifications, any combination of \overline{Exs} may be asserted. \overline{G} is a don't care when \overline{W} is low.
- 3. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 4. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- 5. This parameter is sampled and not 100% tested.
- 6. At any given vo tage and temperature, twLQZ max is less than twHQX min both for a given device and from device to device.

WRITE CYCLE 1



6

WRITE CYCLE 2 (F Controlled, See Notes 1 and 2)


	Symbol	MCM32128A-15		MCM32128A-20		MCM32128A-25			
Parameter		Min	Max	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	15	_	20	_	25	_	ns	3
Address Setup Time	†AVEL	0	_	0	_	0	_	ns	
Address Valid to End of Write	t _{AVEH}	12	_	15		17	_	ns	
Enable to End of Write	tELEH	1C	_	12	_	15	_	ns	4,5
Enable to End of Write	†ELWH	10		12	_	15	_	ns	
Write Pulse Width	tWLEH	1C	_	12	_	15		ns	
Data Valid to End of Write	¹ DVEH	7		8	_	10	_	ns	
Data Hold Time	†EHDX	0	_	0	_	0		ns	
Write Recovery Time	†EHAX	0	_	0	_	0		ns	

NOTES:


- 1. A write occurs during the overlap of \overline{E} low and \overline{W} low.
- 2. E1 E4 are represented by E in these timing specifications, any combination of Exs may be asserted. G is a don't care when W is low.
- 3. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 4. If E goes low coincident with or after W goes low, the output will remain in a high impedance condition.

 5. If E goes high coincident with or before W goes high, the output will remain in a high impedance condition.

WRITE CYCLE 2



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers -- MCM32128AZ15 MCM32128AZ20 MCM32128AZ25 MCM32128ASG15 MCM32128ASG20 MCM32128ASG25

MOTOROLA FAST SRAM MCM32128A