

48F010 1024K FLASH EEPROM


PRELIMINARY DATA SHEET

July 1989

Features

- 128K Byte Flash Erasable Non-Volatile Memory
- Low Power CMOS Process
- Electrical Byte Write and Chip/Sector Erase
- Input Latches for Writing and Erasing
- Fast Read Access Time
- Single High Voltage for Writing and Erasing
- Flash EEPROM Cell Technology
- Ideal for Low-Cost Program and Data Storage
 - · Minimum 100 Cycle Endurance
 - · Optional 1000 Cycle Endurance Screening
 - · Minimum 10 Year Data Retention
- 5 V ± 10% V_{cc}, 0°C to +70°C Temperature Range
- Silicon Signature®
- JEDEC Standard Byte Wide Pinout
 - · 32 Pin DIP
 - · 32 Pin J-Bend Plastic Leaded Chip Carrier

Block Diagram



Silicon Signature is a registered trademarks of SEEQ Technology.

Description

DUAL-IN-LINE

The 48F010 is a 1024K bit CMOS FLASH EEPROM organized as 128K x 8 bits. SEEQ's 48F010 brings together the high density and cost effectiveness of UVEPROMs, with the electrical erase, in-circuit reprogrammability and package options of EEPROMs.

SEEQ's patented split gate FLASH EEPROM cell design reduces both the time and cost required to alter code in program and data storage applications.

Pin Configuration

TOP VIEW

TOP VIE	W	PLASTI	C LEADED CH	P CARRIER
VPP 0 1 A16 0 2 A15 0 3 A12 0 4 A7 0 5 A6 0 6 A5 0 7 A4 0 9 A2 0 10 A1 0 11 V0 0 13 V0 0 13 V0 0 15 Vss 0 16	32 VCC 31 VWE 30 NC 414 28 O A13 27 O A8 26 O A9 26 O A11 24 O OE 23 O VO7 22 O VO6 19 O VO6 19 O VO6 19 O VO6 19 O VO6 19 O VO6 19 O VO6	A7 6 7 8 A3 10 11 12 13 10 0 0		29 A14 28 A13 28 A9 28 A10 29 A10 20

Pin Names

A ₀ -A ₉	COLUMN ADDRESS INPUT
A ₁₀ -A ₁₆	ROW ADDRESS INPUT
CE	CHIP ENABLE
ŌĒ	OUTPUT ENABLE
WE	WRITE ENABLE
1/O ₀₋₇	DATA INPUT (WRITE)/OUTPUT (READ)
N.C.	NO INTERNAL CONNECTION
V _{PP}	WRITE/ERASE INPUT VOLTAGE
D.U.	DON'T USE

PRELIMINARY DATA SHEET

The 48F010's fast electrical erase and 0.5 ms/byte programming is 20 times faster than reprogramming of UVEPROMs. Electrical erase and reprogramming make the 48F010 ideal for applications with high density requirements, but where ultraviolet erasure is either impractical or impossible.

SEEQ's FLASH memories provide users with the flexibility to alter code in all or small sections of the memory array. The memory array is divided into 128 sectors, with each sector containing 1024 bytes. Each sector can be individually erased, or the chip can be bulk erased before reprogramming.

On-chip latches and timers permit simplified microprocessor interface, freeing the microprocessor to perform other tasks once write/erase/read cycles have been initiated.

Endurance, the number of times each byte can be written, is specified at 100 cycles with an optional screen for 1000 cycles available. Electrical write/erase capability allows the 48F010 to accommodate a wide range of plastic, ceramic and surface mount packages.

Read

Reading is accomplished by presenting a valid address on A_0 - A_{16} with chip enable (\overline{CE}) and output enable (\overline{OE}) at V_{ij} and write enable (WE) at VIH. The VPP pin can be at any TTL level or V during read operations. See page 5 for additional information on A.C. parameters and read timing waveforms.

Erase and Write

Erasing and writing of the 48F010 can only be accomplished when $V_{PP} = V_P$. Latches on address, data and control inputs permit erasing and writing using normal microprocessor bus timing. Address inputs are latched on the falling edge of write enable or chip enable, whichever is later, while data inputs are latched on the rising edge of write enable or chip enable, whichever is earlier. All control pins are noise protected; a pulse of less than 20 ns will not initiate a write or erase. In addition, chip enable, output enable and write enable must be in the proper state to initiate a write or erase. Timing diagrams depict write enable controlled writes; the timing also applies to chip enable controlled writes.

Sector Erase

Sector erase changes all bits in a sector of the array to a logical one. It requires that the V_{PP} pin be brought to a high voltage and a write cycle performed. The sector to be erased is defined by address inputs A through A The data inputs must be all ones to begin the erase. Following

a write of 'FF', the part will wait for time t_{ABORT} to allow aborting the erase by writing again. This permits recovering from an unintentional sector erase if, for example, in loading a block of data a byte of 'FF' was written. After the t_{ABORT} delay, the sector erase will begin. The erase is accomplished by following the erase algorithm in figure 2. V_{pp} can be brought to any TTL level or left at high voltage after the erase.

Chip Erase

Chip erase will change all bits in the memory to a logical 1. The 48F010 uses a two-step, software controlled looping algorithm to perform the chip erase operation. Each loop requires that a chip erase select be performed prior to the start of each chip erase cycle.

Byte Write

A byte write is used to change any 1 in a byte to a 0. Individual bytes, multiple bytes or the entire memory can be written at one time. If a bit in a byte needs to be changed from a 0 to a 1, the byte must first be erase via sector or chip erase and then reprogrammed with the desired data. Any byte write operation requires that the V_{PP} pin be at high voltage (V,).

Data is organized in the 48F010 in a group of bytes called a sector. The memory array is divided into 128 sectors of 1024 bytes each. Individual bytes are written as part of a sector write operation. Sectors need not be written separately; the entire device or any combination of sectors can be written using the write algorithm.

The 48F010 uses a software controlled looping algorithm (figure 1) to perform writes and verify successful byte programming. During a byte write operation, all non "FF" 1 bytes are incrementally written using a 75 µs minimum twc. Each byte write is automatically latched and timed on-chip, so that the microprocessor can perform other tasks once the write cycle has been initiated. Write cycle time duration can be controlled by the microprocessor, or the onchip timer will automatically terminate t_{wc} after 150 µs. One write loop has been completed when all non "FF" data for all desired bytes have been written. After 7 programming loops, a read-verification cycle is performed. For any bytes which do not verify, a fill-in programming loop is performed.

Because bytes can only be written as part of a sector write, if data is to be added to a partially written sector or one or more bytes in a sector must be changed, the contents of the sectors must first be read into system RAM; the bytes can then be added to the block of data in RAM and the sector written using the sector write algorithm.

¹ Only non "FF" bytes can be written.



High Voltage Input Protection

The V_{pp} pin is at a high voltage for writing and erasing. There is an absolute maximum specification which must not be exceeded, even briefly, or permanent device damage may result. To minimize switching transients on this pin we recommend using a minimum 0.1 uf decoupling capacitor with good high frequency response connected from V_{PP} to ground at each device. In addition, sufficient bulk capacitance should be provided to minimize V_{PP} voltage sag when a device goes from standby to a write or erase cycle.

Silicon Signature

A row of fixed ROM is present in the 48F010 which contains the device's Silicon Signature. Silicon Signature contains data which identifies SEEQ as the manufacturer and gives the product code. This allows device programmers to match the programming specification against the product which is to be programmed.

Silicon Signature is read by raising address A to 12 ± 0.5 V and bringing all other address inputs plus chip enable and output enable to V_{iL} with V_{cc} at 5 V. The two Silicon Signature bytes are selected by address input An.

Silicon Signature Bytes

	A _o	Data (Hex)
SEEQ Code	V _{IL}	94
Product Code 48F010	V _{IH}	1C

Mode Selection Table

Mode	CE	ŌĒ	WE	V _{pp}	A _{10 - 16}	A _{0 - 9}	D _{0.7}
Read	V _{IL}	V _{IL}	V _{IH}	Х	Address	Address	D _{out}
Standby	V _{IH}	X	Х _	Х	Х	x	High Z
Byte Write	V _{IL}	V _{iH}	V,L	V _P	Address	Address	D _{IN}
Chip Erase Select	٧٫١	V _{IH}	V _{IL}	TTL	х	х	×
Chip Erase	V _{IL}	V _{IH}	V _{IL}	V _P	X	Х	'FF'
Block Erase	٧,١	V _{IH}	V _{IL}	V _P	Address	Х	'FF'

Absolute Maximum Stress Range*

Storage Under Bias	
All Inputs except V_{PP} and outputs with Respect to V_{SS}	+7 V to -0.5 V
V _{PP} pin with respect to V _{ss}	14 V

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

E.S.D. Charateristics[1]

Symbol	Parameter	Value	Test Condition
VZAP	E.S.D. Tolerance	>2000 V	
			Method 3015

Note: Characterization data - not tested.

Temperature

Recommended Operating Conditions

	48F010
Temperature Range (Ambient)	0°C to 70°C
V _{cc} Supply Voltage	5V ± 10%

Capacitance [2] TA = 25°C, f =1 MHz

Symbol	Parameter	Value	Test Condition
CIN	Input Capacitance	6 pF	V _{IN} = 0 V
Cout	Output Capacitance	12 pF	V _{I/O} = 0 V

Note 2: This parameter is only sampled and not 100% tested.

$\ensuremath{\textit{DC}}$ $\ensuremath{\textit{Operating Characteristics}}$ Over the V_{cc} and temperature range

			Limits			
Symbol	Parameter		Min.	Max.	Unit	Test Condition
l _{li}	Input Leakage			1	μA	$V_{IN} = 0.1 \text{V to } V_{CC}$
اره	Output Leakage)		10	μА	$V_{IN} = 0.1 \text{V to } V_{CC}$
V _P	Program/Erase	Voltage	11.4	13	V	
V _{PR}	V _{pp} Voltage Du	ring Read	0	V _P	V	
I _{PP}	V _p Current	Standby Mode Read Mode Byte Write		200 200 30	μA μA mA	$\overline{CE} = V_{ H } V_{PP} = V_{PR}$ $\overline{CE} = V_{ L } V_{PP} = V_{PR}$ $V_{PP} = V_{PR}$
		Chip Erase Sector Erase		60 10	mA mA	$V_{pp} = V_{p}$ $V_{pp} = V_{p}$
l _{cc1}	Standby V _{cc} Cu	ırrent		100	μA	$\overline{CE} = V_{cc} - 0.3V$
l _{cc2}	Standby V _{cc} Cu	ırrent		5	mA	CE = V _{IH} min.
l _{cc3}	Active V _{cc} Curr	ent		40	ΜA	CE = V _{IL}
V _{IL}	Input Low Volta	ge	-0.3	8.0	V	
V _{IH}	Input High Volta	age	2.0	7.0	٧	
V _{oL}	Output Low Vol	tage		0.45	٧	I _{OL} = 2.1 ma
V _{OH1}	Output Level (T	TL)	2.4		٧	I _{OH} = -400 μA
V _{OH2}	Output Level (C	MOS)	V _{cc} - 1.0		V	I _{OH} = -100 μA


READ

AC Characteristics

(Over the V_{cc} and temperature range)

			48F010 -200		48F010 -250		010	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{RC}	Read Cycle Time	200		250		300		ns
t _{AA}	Address to Data		200		250		300	ns
t _{ce}	CE to Data		200		250		300	ns
toE	OE to Data		75		100		150	ns
tor	OE/CE to Data Float		50		60		100	ns
t _{oh}	Output Hold Time	0		0		0		ns

Read Timing



A.C. Test Conditions

Output Load: 1 TTL gate and C(load) = 100 pF Input Rise and Fall Times: < 20 ns Input Pulse Levels: 0.45V to 2.4V Timing Measurement Reference Level: Inputs 1V and 2V Outputs 0.8V and 2V

Byte Write

AC Characteristics

(Over the V_{cc} and temperature range)

		48F0	010		
Symbol	Parameter	Min.	Max.	Unit	
t _{vps}	V _{PP} Setup Time	2		μs	
t _{vPH}	V _{PP} Hold Time	150		μs	
t _{cs}	CE Setup Time	0		ns	
t _{cH}	CE Hold Time	0		ns	
toes	OE Setup Time	10		ns	
toeh	OE Hold Time	10		ns	
t _{AS}	Address Setup Time	20		ns	
t _{AH}	Address Hold Time	100		ns	
t _{DS}	Data Setup Time	50		ns	
t _{DH}	Data Hold Time	0		ns	
twe	WE Pulse Width	100		ns	
twc	Write Cycle Time	75		μs	
twe	Write Recovery Time		1.5	ms	

NOTE: In A.C. characteristics, all inputs to the device, e.g., setup time, hold time and cycle time, are tabulated as a minimum time; the user must provide a valid state on that input or wait for the state minimum time to assure proper operation. All outputs from the device, e.g. access time, erase time, recovery time, are tabulated as a maximum time, the device will perform the operation within the stated time.

Advance Data Sheets contain target product specifications which are subject to change upon device characterization over the full specified temperature range. These specifications may be changed at any time, without notice.

Byte Write Timing





Figure 1 48F010 Write Algorithm



SEEQ Technology, Incorporated MD400063/A

Sector Erase

AC Characteristics

(Over the V_{cc} and temperature range)

		48F	010	
Symbol	Parameter	Min.	Max.	Unit
t _{ves}	V _{PP} Setup Time	2		μs
t _{vph}	V _{pp} Hold Time	500		ms
t _{cs}	CE Setup Time	0		ns
t _{oes}	OE Setup Time	0		ns
t _{AS}	Address Setup Time	20		ns
t _{AH}	Address Hold Time	100		ns
tos	Data Setup Time	50		ns
t _{DH}	Data Hold Time	0		ns
twe	WE Pulse Width	100		ns
t _{c+}	CE Hold Time	0		ns
t _{OEH}	OE Hold Time	0		ns
terase	Sector Erase Time	500		ms
t _{ABORT}	Sector Erase Delay		250	μs
t _{ER}	Erase Recovery Time		250	ms

Sector Erase Timing





Figure 2 48F010 Sector Erase Algorithm



L = 24

2-43

Chip Erase

AC Characteristics

(Over the V_{cc} and temperature range)

Symbol	Parameter	48F010		. }
		Min.	Max.	Unit
t _{vps}	V _{PP} Setup Time	2		μs
t _{vpH}	V _{PP} Hold Time	500		ms
t _{cs}	CE Setup Time	0		ns
toes	ŌE Setup Time	0		ns
t _{os}	Data Setup Time	50		ns
t _{DH}	Data Hold Time	0		ns
t _{we}	WE Pulse Width	100		ns
t _{cH}	CE Hold Time	0		ns
t _{oe+}	OE Hold Time	0		ns
ERASE	Chip Erase Time	500		ms
t _{ER}	Erase Recovery Time		250	ms

Chip Erase Timing





Figure 3 48F010 Chip Erase Algorithm



48F010

PRELIMINARY DATA SHEET

Ordering Information

