

## 1024K x 1 CMOS STATIC RAM MODULE

IDT7MC4001

#### **FEATURES:**

- High-density separate I/O, 1 megabit CMOS static RAM module
- · Fast access times: 35ns (max.)
- Surface mounted LCC components mounted on a co-fired ceramic substrate
- Available in low profile 30-pin ceramic SIP (Single In-line Package)
- Low power consumption
- Single 5V(±10%) power supply
- · Inputs and outputs directly TTL-compatible

#### **DESCRIPTION:**


The IDT7MC4001 is a 1024K x 1 high-speed static RAM module with separate I/O. The module is constructed on a cofired ceramic substrate using four 256K x 1 static RAMs in surface mount packages. Extremely fast speeds can be achieved by using RAMs fabricated in IDT's high-performance, high-reliability CEMOS<sup>TM</sup> technology.

The IDT7MC family of ceramic SIPs offers the optimum in packing density and profile height. The IDT7MC4001 is offered in a 30-pin ceramic SIP (Single In-line Package). At only 420 mils high, this low profile package is ideal for systems with minimal board spacing.

The IDT7MC4001 is available with maximum access times as fast as 35ns, with maximum power consumption of 1.35 watts. The module also offers a full standby mode of 330mW (max.).

All inputs and outputs of the IDT7MC4001 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation.

#### **FUNCTIONAL BLOCK DIAGRAM**




CEMOS is a trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

**AUGUST 1990** 

## PIN CONFIGURATION(1)



SIP FRONT VIEW

#### NOTE:

 For module dimensions, please refer to module drawing M35 in the packaging section.

#### **PIN NAMES**

PIN NAMES		_
A0-A17	Address	
DATAIN	Data Input	
DATAout	Data Output	:
CS0-3	Chip Select	
WE0-3	Write Enable	
Vcc	Power	
GND	Ground	

2710 tbl 01

#### TRUTH TABLE

Mode	<u>cs</u>	WE	Output	Power
Standby	Н	Х	HighZ	Standby
Read	L	Н	Dout	Active
Write	L	L	High Z	Active

2710 tbl 02

### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Vatue	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	٧	
TA	Operating Temperature	0 to +70	°C	
TBIAS	TemperatureUnder Bias	-55 to +125	•c	
TSTG	Storage Temperature	-55 to +125	•c	
lout	DC Output Current	50	mA	

NOTE:

 Stresses greater than those listed under ABSCLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### CAPACITANCE<sup>(1)</sup> (Ta = +25°C, f = 1.0MHz)

Symbol	Test	Test Conditions		Unit
CIN	Input Capacitance	VIN = 0V	35	рF
Соит	Output Capacitance	Vout = 0V	20	рF

NOTE:

1. This parameter is guaranteed by design but not tested.

## 2710 tbi 04

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Symbol Parameter		Тур.	Max.	Unit
Vcc	cc Supply Voltage		5.0	5.5	>
GND	Supply Voltage		0	0	٧
ViH	VIH Input High Voltage			6.0	>
VIL Input Low Voltage		-0.5 <sup>(1)</sup>		0.8	٧

NOTE:

1.  $V_{IL} = -3.0V$  for pulse width less than 20ns.

2710 tbl 05

# RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	ov	5.0V ± 10%

2710 tbl 06

8

#### DC ELECTRICAL CHARACTERISTICS

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
IU	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	_	20	μΑ
lto	Output Leakage Current	Vcc = Max. CS = ViH, Vout = GND to Vcc	-	20	μΑ
ICC1	Operating Power Supply Current	f = 0, <del>CS</del> = V <sub>IL</sub> , V <sub>CC</sub> = Max., Output Open	_	225	mA
ICC2	Dynamic Operating Current	Vcc = Max., CS = Vil., f = fMAx, Output Open	_	245	mA
ISB	Standby Power Supply Current	CS ≥ ViH or TTL Level, Vcc = Max., f=fMax, Output Open	_	180	mA
ISB1	Full Standby Power Supply Current	CS ≥ VHC, VIN ≥ VHC or ≤ VLC VCs = Max., Output Open	_	60	mA
Vol	Output Low Voltage	Vcc = Min., IoL = 8mA		0.4	٧
Voн	Output High Voltage	Vcc = Min., IoH = -4mA	2.4	_	v

2710 tol 07

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2

2710 tol 08




Figure 1. Output Load




Figure 2. Output Load (for tclz, tcHz, tow, and twHz)

\*Including scope and jig.

## **AC ELECTRICAL CHARACTERISTICS**

 $(VCC = 5.0V \pm 10\%, TA = 0^{\circ}C \text{ to } +70^{\circ}C)$ 


		IDT7MC	IDT7MC4001S35		IDT7MC4001S45		4001S55	1
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cyc	le							
tRC	Read Cycle Time	35	_	45		55		ns
taa	Address Access Time		35	<u> </u>	45		55	ns
tacs	Chip Select Access Time		35	L <u>-</u>	45		55	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	10		10		10		ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z		25		35		45_	ns
ton	Output Hold from Address Change	5		5		_5		ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0		0	<u> </u>	0		ns
tPD <sup>(1)</sup>	Chip Deselect to Power Down Time		35		45	<u>l –                                    </u>	55	ns
Write Cyc								
twc	Write Cycle Time	35		45		55		ns
tcw	Chip Selection to End of Write	30	_	40		50		ns
taw	Address Valid to End of Write	30	_	40	<u> </u>	50		ns
tas	Address Set-up Time	5		5		5		ns
twp	Write Pulse Width	25		35	<u> </u>	45		ns
twn	Write Recovery Time	5	_	5		5	_	ns
twHZ <sup>(1)</sup>	Write Enable to Ouput in High Z		25	<b>_</b>	30		40	ns
tow	Data Valid to End of Write	20	_	25		35		ns
tDH	Data Hold from Write Time	5	_	5		5		ns
tow <sup>(1)</sup>	Output Active from End of Write	5		5	_	5		ns

NOTE:


2710 tol 09

This parameter is guaranteed by design but not tested.


## TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2)</sup>




## TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3)</sup>




### NOTES:

- WE is high for Read Cycle.
- 2. Device is continuously selected, CS = Vil.
- 3. Address valid prior to or coincident with CS transition low.
- 4. Transition is measured ±200mV from steady state. This parameter is guaranteed by design but not tested.

# TIMING WAVEFORM OF WRITE CYCLE NO. 1 ( $\overline{\text{WE}}$ CONTROLLED TIMING) $^{(1, 2, 3, 7)}$



# TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING)(1, 2, 3, 5)



#### NOTES:

- 1. WE or CS must be high during all address transitions.
- A write occurs during the overlap (two) of a low CSand a low WE.
   twn is measured from the earlier of CS or WE going High to the end of write cycle.
- Write measured norm the earlies in the output state and inputs signals must not be applied.
   If the CS Low transition occurs simultaneously with or after the WE Low transitions, the outputs remain in a high impedance state.
- Transition is measured ±500mV from steady state. This parameter is graranteed by design, but not tested.

#### **ORDERING INFORMATION**

