

## Description

The CXK77V3211Q is a 32K x 32 high performance synchronous SRAM with a 2-bit burst counter and output register. All synchronous inputs pass through register controlled by a positive-edge-triggered single clock input (CLK). The synchronous inputs include all addresses, all data inputs, chip enable ( $\overline{CE}$ ), two additional chip enables for easy depth expansion ( $\overline{CE2}$ ,  $\overline{CE2}$ ), burst control inputs (ADSC, ADSP, ADV), four individual byte write enables ( $\overline{BW1}$ ,  $\overline{BW2}$ ,  $\overline{BW3}$ ,  $\overline{BW4}$ ), one byte write enable ( $\overline{BWE}$ ), and global write enable ( $\overline{SGW}$ ).

Asynchronous inputs include the output enable ( $\overline{OE}$ ) and power down control (ZZ). Two mode control pins ( $\overline{LBO}$ ,  $\overline{FT}$ ) define four different operation modes: Linear / Interleave burst sequence and Flow-Thru / Pipelined operations.

WRITE cycles can be from one to four bytes wide as controlled by  $\overline{BW1}$  through  $\overline{BW4}$  and  $\overline{BWE}$  or  $\overline{SGW}$ . The output register is included on-chip and controlled by clock, it can be activated by connecting  $\overline{FT}$  to high for high speed pipeline operation.

Burst operation can be initiated with either address status processor ( $\overline{ADSP}$ ) or address status controller ( $\overline{ADSC}$ ) input pins. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (ADV). Burst order sequence can be controlled by connecting  $\overline{LBO}$  to high for Interleave burst order (486/Pentium™) or by connecting  $\overline{LBO}$  to low for Linear burst order.


Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE cycles. Individual byte enables allow individual bytes to be written. WRITE pass through makes written data immediately available at the output register during READ cycle following a WRITE as controlled by  $\overline{OE}$ .

The CXK77V3211Q operates from a +3.3V power supply and all inputs and outputs are LVTTTL compatible. The device is ideally suited for 486 and Pentium™ systems and those systems which benefit from a very wide data bus.


## Features

- . High frequency operation: 100MHz.
- . Fast address access times: 11ns
- . Fast OE: 5ns
- . 5V tolerant inputs except I/O pins.
- . A  $\overline{FT}$  pin for pipelined or flow-thru architecture
- . A  $\overline{LBO}$  mode pin as burst control pin (486/Pentium™ and Linear burst sequence)
- . Single +3.3V -5% and +10% power supply
- . Common data inputs and data outputs
- . All inputs and outputs are LVTTTL compatible
- . Four Individual BYTE WRITE enables, GLOBAL WRITE and BYTE WRITE ENABLE
- . Three Chip Enables for simple depth expansion
- . One cycle output disable for both pipelined and flow-thru operation.
- . Internal input registers for address, data and control signals
- . Self-timed WRITE cycle
- . Write pass through capability
- . High 30pF output drive capability at rated access time
- . A ZZ pin for powerdown
- . 100-lead QFP package for high density, high speed operation

## Block Diagram



## Pin configuration



## Pin Description

Symbol	I/O	Description
A0-A14	I	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
$\overline{BW1}$ , $\overline{BW2}$ , $\overline{BW3}$ , $\overline{BW4}$	I	Synchronous Individual Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A BYTE WRITE enable is LOW for a WRITE cycle and HIGH for a READ cycle. $\overline{BW1}$ controls DQ1-DQ8. $\overline{BW2}$ controls DQ9-DQ16. $\overline{BW3}$ controls DQ17-DQ24. $\overline{BW4}$ controls DQ25-DQ32. Data I/O are tristated if any of these four inputs are LOW.
CLK	I	Clock: This signal latches the address, data, chip enable, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
$\overline{CE}$	I	Synchronous Chip Enable: This active LOW input is used to enable the device and conditions internal use of $\overline{ADSP}$ . This input is sampled only when a new external address is loaded.
$\overline{CE2}$	I	Synchronous Chip Enable: This active LOW input is used to enable the device. This input is sampled only when a new external address is loaded. This input can be used for memory depth expansion.
CE2	I	Synchronous Chip Enable: This active HIGH input is used to enable the device. This input is sampled only when a new external address is loaded. This input can be used for memory depth expansion.
$\overline{OE}$	I	Output Enable: This active LOW asynchronous input enables the data I/O output drivers.
$\overline{ADV}$	I	Synchronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on this pin effectively causes wait states to be generated (no address advance). This pin must be HIGH at the rising edge of the first clock after an $\overline{ADSP}$ cycle is initiated if a WRITE cycle is desired (to ensure use of correct address).
$\overline{ADSP}$	I	Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be latched. A READ is performed using the new address, independent of the byte write enables and $\overline{ADSC}$ but dependent upon CE2 and $\overline{CE2}$ . $\overline{ADSP}$ is ignored if CE is HIGH. Power down state is entered if CE2 is LOW or $\overline{CE2}$ is HIGH.
$\overline{ADSC}$	I	Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst and causes a new external address to be latched. A READ or WRITE is performed using the new address if all chip enables are active. Power-down state is entered if one or more chip enables are inactive.
NC	-	No Connect: These signals are not internally connected.
DQ1-DQ32	I/O	SRAM Data I/O: Byte 1 is DQ1-DQ8; Byte 2 is DQ9-DQ16; Byte 3 is DQ17-DQ24; Byte 4 is DQ25-DQ32. Input data must meet setup and hold times around the rising edge of CLK.
$\overline{BWE}$	I	Byte Write Enable: This active low input enables individual byte to write.
$\overline{SGW}$	I	Global Write: This active low input enables to write all bytes.
$\overline{FT}$	I	Flow Through: This active low input selects flow through output.
$\overline{LBO}$	I	Linear Burst: This active high input selects interleaved burst sequence.
ZZ	I	ZZ: This active high input enables the device in powerdown mode.
V <sub>DD</sub>	Supply	Power Supply: +3.3-5% +10%
V <sub>SS</sub>	Supply	Ground: GND
V <sub>DDQ</sub>	Supply	Isolated Output Buffer Supply: +3.3±5%
V <sub>SSQ</sub>	Supply	Isolated Output Buffer Ground: GND

Interleaved Burst Sequence Table

operation	Address Used		
	A14-A2	A1	A0
First access, latch external address	A14-A2	A1	A0
Second access (first burst address)	latched A14-A2	latched A1	latched $\overline{A0}$
Third access (second burst address)	latched A14-A2	latched $\overline{A1}$	latched A0
Fourth access (third burst address)	latched A14-A2	latched $\overline{A1}$	latched $\overline{A0}$

Interleaved Burst Address Table

First Address	Second Address	Third Address	Fourth Address
X...X00	X...X01	X...X10	X...X11
X...X01	X...X00	X...X11	X...X10
X...X10	X...X11	X...X00	X...X01
X...X11	X...X10	X...X01	X...X00

Linear Burst Address Table

First Address	Second Address	Third Address	Fourth Address
X...X00	X...X01	X...X10	X...X11
X...X01	X...X10	X...X11	X...X00
X...X10	X...X11	X...X00	X...X01
X...X11	X...X00	X...X01	X...X10

PASS-THROUGH TRUTH TABLE

PREVIOUS CYCLE		PRESENT CYCLE				NEXT CYCLE
OPERATION	$\overline{BWs}$	OPERATION	$\overline{CE}$	$\overline{BWs}$	$\overline{OE}$	OPERATION
Initial WRITE cycle, all bytes Address=A(n-1), data=D(n-1)	All L	Initial READ cycle Register A(n), Q=D(n-1)	L	H	L	Read D(n)
Initial WRITE cycle, all bytes Address=A(n-1), data=D(n-1)	All L	No new cycle Q=D(n-1)	H	H	L	No carryover from previous cycle
Initial WRITE cycle, all bytes Address=A(n-1), data=D(n-1)	All L	No new cycle Q=HIGH-Z	H	H	H	No carryover from previous cycle
Initial WRITE cycle, one byte Address=A(n-1), data=D(n-1)	One L	No new cycle Q=D(n-1) for one byte	H	H	L	No carryover from previous cycle

NOTE: Previous cycle may be either BURST or NONBURST cycle.

Function	$\overline{\text{LBO}}$
Linear Burst	L
Interleaved Burst	H or NC

Function	$\overline{\text{FT}}$
Flow-Thru output	L or NC
Pipelined output	H

Function	ZZ
Powerdown to $I_{\text{SB1}}$	H
Active	L or NC

Partial Truth Table

Function	$\overline{\text{SGW}}$	$\overline{\text{BWE}}$	$\overline{\text{BW1}}$	$\overline{\text{BW2}}$	$\overline{\text{BW3}}$	$\overline{\text{BW4}}$
READ	H	H	X	X	X	X
READ	H	L	H	H	H	H
WRITE Byte 1	H	L	L	H	H	H
WRITE all bytes	H	L	L	L	L	L
WRITE all bytes	L	X	X	X	X	X

## Absolute Maximum Rating

(Ta=25°C, GND=0V)

Item	Symbol	Rating	Unit
Supply Voltage	V <sub>DD</sub>	-0.5 ~ +4.6	V
Input Voltage	V <sub>in</sub>	-0.5 ~ 6 (Max.)	V
Power Dissipation	P <sub>D</sub>	1.6	W
Operating Temperature	T <sub>opr</sub>	0~+70	°C
Storage Temperature	T <sub>stg</sub>	-55 ~ +150	°C
Soldering Temperature · Time	T <sub>solder</sub>	235 · 10	°C · sec

## DC Recommended Operating Conditions(Ta=0 to +70°C,GND=0V)

Item	Symbol	Min.	Typ.	Max.	Unit	Note
Supply voltage	V <sub>DD</sub>	3.135	3.3	3.63	V	1
Input high voltage	V <sub>IH</sub>	2.0	---	5.5	V	1, 2
Input low voltage	V <sub>IL</sub>	-0.3	---	0.8	V	1, 2

NOTES: 1. All voltage referenced to V<sub>SS</sub>(GND).2. Overshoot: V<sub>IH</sub> ≤ V<sub>DD</sub> + 2.0V for t ≤ t<sub>KC</sub>/2.Undershoot: V<sub>IL</sub> ≥ -2.0V for t ≤ t<sub>KC</sub>/2.

## DC and Operating Characteristics

(V<sub>DD</sub>=3.3V-5% +10%, GND=0V, Ta=0 to 70°C)

Item	Symbol	Test Condition	Min.	Max.	Unit
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> =GND to V <sub>DD</sub>	-1	1	μA
Output Leakage Current	I <sub>LO</sub>	Output Disabled, V <sub>OUT</sub> =GND to V <sub>DD</sub>	-1	1	μA
Operating Supply Current	I <sub>DD</sub> -0MHz -66MHz -80MHz -100MHz	Device Selected; all inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> ; cycle time ≥ t <sub>KC</sub> min; V <sub>DD</sub> =MAX; outputs open	---	70 260 300 350	mA
Static CMOS Supply Current	I <sub>DD1</sub> -0MHz	All inputs ≤ 0.2V or ≥ V <sub>DD</sub> -0.2V	---	TBD	mA
Standby Current	I <sub>SB1</sub>	ZZ ≥ V <sub>DD</sub> -0.2V	---	TBD	mA
Deselect Supply Current	I <sub>SB2</sub> -0MHz -66MHz -80MHz -100MHz	Device Deselect	---	70 170 190 210	mA
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> =-5.0mA	2.4	---	V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> =5.0mA	---	0.4	V

## \* DC and Operating Characteristics for Special Mode-pins

Mode-pins	V <sub>IN</sub>	I <sub>LI</sub>
$\overline{\text{FT}}$ ZZ	≥ V <sub>IH</sub> +0.5V < V <sub>IH</sub> +0.5V	< 1μA > 10KΩ to V <sub>SS</sub>
$\overline{\text{LBO}}$	< V <sub>IL</sub> ≥ V <sub>IL</sub>	< 1μA > 10KΩ to V <sub>DD</sub>

These Mode-pin input buffers ( $\overline{\text{FT}}$ , ZZ,  $\overline{\text{LBO}}$ ) have special self-bias circuit to protect against coupling noise when these pins are not connected during normal operations.



## AC Electrical Characteristics

(0 °C ≤ T<sub>A</sub> ≤ 70 °C; VDD=3.3V-5% +10%)

	Item	Symbol	-11		-12		-14		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Flow-Thru	Clock to output valid	t <sub>KQ</sub>	---	11	---	12	---	14	ns
	Clock to output invalid	t <sub>KQX</sub>	3	---	3	---	3	---	ns
	Clock to output in Low-Z	t <sub>LZ</sub> <sup>2</sup>	3	---	3	---	3	---	ns
	Clock cycle time	t <sub>KC</sub>	16.6	---	16.6	---	20	---	ns
Pipeline	Clock to output valid	t <sub>KQ</sub>	---	6	---	7	---	8	ns
	Clock to output invalid	t <sub>KQX</sub>	2	---	2	---	2	---	ns
	Clock to output in Low-Z	t <sub>LZ</sub> <sup>2</sup>	2	---	2	---	2	---	ns
	Clock cycle time	t <sub>KC</sub>	10	---	13.3	---	15	---	ns
	Clock HIGH time	t <sub>KH</sub>	3.5	---	3.5	---	4	---	ns
	Clock LOW time	t <sub>KL</sub>	3.5	---	3.5	---	4	---	ns
	Clock to output in High-Z	t <sub>HZ</sub> <sup>2</sup>	---	5	---	5	---	6	ns
	$\overline{\text{OE}}$ to output valid	t <sub>OE</sub>	---	5	---	5	---	6	ns
	$\overline{\text{OE}}$ to output in Low-Z	t <sub>OLZ</sub> <sup>2</sup>	0	---	0	---	0	---	ns
	$\overline{\text{OE}}$ to output in High-Z	t <sub>OHZ</sub> <sup>2</sup>	---	5	---	5	---	6	ns
	Setup time	t <sub>S</sub>	2.5	---	2.5	---	2.5	---	ns
	Hold time	t <sub>H</sub>	0.5	---	0.5	---	0.5	---	ns
	ZZ setup	t <sub>ZZS</sub> <sup>3</sup>	5	---	5	---	5	---	ns
	ZZ hold	t <sub>ZZH</sub> <sup>3</sup>	1	---	1	---	1	---	ns
	ZZ recovery	t <sub>ZZR</sub>	20	---	20	---	20	---	ns

1. All parameters are specified over the range 0~70°C.
2. These parameters are sampled and are not 100% tested.
3. Signal is asynchronous, however, to be recognized on any given clock the signal must meet specified setup and hold times.

I/O capacitance


(Ta=25°C, f=1MHz)

Item	Symbol	Test condition	TYP	MAX	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	4	5	pF
I/O Capacitance	C <sub>OUT</sub>	V <sub>IO</sub> =0V	6	7	pF

This parameter is sampled and is not 100% tested.


AC Test Conditions (0 °C ≤ T<sub>A</sub> ≤ 70 °C; V<sub>DD</sub>=3.3V-5% +10%)

Item	Conditions
Input pulse high level	V <sub>IH</sub> =2.8V
Input pulse low level	V <sub>IL</sub> =0V
Input rise time	tr=1V/ns
Input fall time	tf=1V/ns
Input reference level	1.4V
Output reference level	1.4V
Output load conditions	Fig.1 and Fig.2



Output load(1)

Fig.1



Output load(2)

Fig.2

\* Include scope and jig capacitance.

\* Test conditions as specified with the output loading as shown in Fig.1 unless otherwise noted.

\* Output load(2) for t<sub>LZ</sub> and t<sub>HZ</sub>, t<sub>OLZ</sub> and t<sub>OHZ</sub>.


## Truth Tables

Operation	Address used	$\overline{CE}$	$\overline{CE2}$	CE2	$\overline{ADSP}$	$\overline{ADSC}$	$\overline{ADV}$	$\overline{BWx}$	$\overline{OE}$	CLK	DQ
Deselected Cycle, Power-down	None	H	X	X	X	L	X	X	X	L-H	High-Z
Deselected Cycle, Power-down	None	L	X	L	L	X	X	X	X	L-H	High-Z
Deselected Cycle, Power-down	None	L	H	X	L	X	X	X	X	L-H	High-Z
Deselected Cycle, Power-down	None	L	X	L	H	L	X	X	X	L-H	High-Z
Deselected Cycle, Power-down	None	L	H	X	H	L	X	X	X	L-H	High-Z
READ cycle, begin burst	External	L	L	H	L	X	X	X	L	L-H	Q
READ cycle, begin burst	External	L	L	H	L	X	X	X	H	L-H	High-Z
WRITE cycle, begin burst	External	L	L	H	H	L	X	L	X	L-H	D
READ cycle, begin burst	External	L	L	H	H	L	X	H	L	L-H	Q
READ cycle, begin burst	External	L	L	H	H	L	X	H	H	L-H	High-Z
READ cycle, continue burst	Next	X	X	X	H	H	L	H	L	L-H	Q
READ cycle, continue burst	Next	X	X	X	H	H	L	H	H	L-H	High-Z
READ cycle, continue burst	Next	H	X	X	X	H	L	H	L	L-H	Q
READ cycle, continue burst	Next	H	X	X	X	H	L	H	H	L-H	High-Z
WRITE cycle, continue burst	Next	X	X	X	H	H	L	L	X	L-H	D
WRITE cycle, continue burst	Next	H	X	X	X	H	L	L	X	L-H	D
READ cycle, suspend burst	Current	X	X	X	H	H	H	H	L	L-H	Q
READ cycle, suspend burst	Current	X	X	X	H	H	H	H	H	L-H	High-Z
READ cycle, suspend burst	Current	H	X	X	X	H	H	H	L	L-H	Q
READ cycle, suspend burst	Current	H	X	X	X	H	H	H	H	L-H	High-Z
WRITE cycle, suspend burst	Current	X	X	X	H	H	H	L	X	L-H	D
WRITE cycle, suspend burst	Current	H	X	X	X	H	H	L	X	L-H	D

## NOTE :

1. X means "don't care". H means logic HIGH. L means logic LOW.  $\overline{BWx}=L$  means any one or more byte write enable signals ( $\overline{BW1}$ ,  $\overline{BW2}$ ,  $\overline{BW3}$ ,  $\overline{BW4}$ ) are LOW.  $\overline{BWx}=H$  means all byte write enable signals are HIGH.
2.  $\overline{BW1}$  enables writes to Byte 1 (DQ1-DQ8).  $\overline{BW2}$  enables writes to Byte 2 (DQ9-DQ16).  $\overline{BW3}$  enables writes to Byte 3 (DQ17-DQ24).  $\overline{BW4}$  enables writes to Byte 4 (DQ25-DQ32).
3. All inputs except  $\overline{OE}$  must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
4. Wait states are inserted by suspending burst.
5. For a write operation following a read operation,  $\overline{OE}$  must be HIGH before the input data required setup time and held HIGH throughout the input data hold time.
6. This device contains circuitry that will ensure the outputs will be in HIGH-Z during power-up.
7.  $\overline{ADSP}$  LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signals LOW for the subsequent L-H edge of CLK. Refer to WRITE timing diagram for clarification.


## READ TIMING (Pipeline)



## NOTE:

1. Q(A2) refers to output from address A2. Q(A2+1) refers to output from the next internal burst address following A2.
2.  $\overline{CE2}$  and CE2 have timing identical to  $\overline{CE}$ . On this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE2}$  is LOW and CE2 is HIGH. When  $\overline{CE}$  is HIGH,  $\overline{CE2}$  is HIGH and CE is LOW
3. On deselect cycle, Q is tri-stated immediately on the same cycle  $\overline{CE}$  is LOW.


## WRITE TIMING (Pipeline)



## NOTE:

1. Q(A2) refers to output from address A2. Q(A2+1) refers to output from the next internal burst address following A2
2.  $\overline{CE2}$  and CE2 have timing identical to  $\overline{CE}$ . On this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE2}$  is LOW and CE2 is HIGH. When  $\overline{CE}$  is HIGH,  $\overline{CE2}$  is HIGH and CE2 is LOW.
3.  $\overline{OE}$  must be HIGH before the input data setup and held HIGH throughout the data hold time. This prevents input/output data contention for the time period prior to the byte write enable inputs being sampled.
4.  $\overline{ADV}$  must be HIGH to permit a WRITE to the loaded address.


## READ/WRITE TIMING (Pipeline)



## NOTE:

1. Q(A3) refers to output from address A3. Q(A3+1) refers to output from the next internal burst address following A3.
2.  $\overline{CE2}$  and CE2 have timing identical to  $\overline{CE}$ . On this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE2}$  is LOW and CE2 is HIGH. When  $\overline{CE}$  is HIGH,  $\overline{CE2}$  is HIGH and CE2 is LOW.

## READ TIMING (Flow-Thru)




▨ DON'T CARE

▩ UNDEFINED

## NOTE:

1. Q(A2) refers to output from address A2. Q(A2+1) refers to output from the next internal burst address following A2.
2.  $\overline{CE2}$  and CE2 have timing identical to  $\overline{CE}$ . On this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE2}$  is LOW and CE2 is HIGH. When  $\overline{CE}$  is HIGH,  $\overline{CE2}$  is HIGH and CE is LOW.

## WRITE TIMING (Flow-Thru)




## NOTE:

1. Q(A2) refers to output from address A2. Q(A2+1) refers to output from the next internal burst address following A2.
2.  $\overline{CE2}$  and CE2 have timing identical to  $\overline{CE}$ . On this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE2}$  is LOW and CE2 is HIGH. When  $\overline{CE}$  is HIGH,  $\overline{CE2}$  is HIGH and CE2 is LOW.
3.  $\overline{OE}$  must be HIGH before the input data setup and held HIGH throughout the data hold time. This prevents input/output data contention for the time period prior to the byte write enable inputs being sampled.
4.  $\overline{ADV}$  must be HIGH to permit a WRITE to the loaded address.



## READ/WRITE TIMING (Flow-Thru)



## NOTE:

1. Q(A3) refers to output from address A3. Q(A3+1) refers to output from the next internal burst address following A3.
2.  $\overline{CE2}$  and CE2 have timing identical to  $\overline{CE}$ . On this diagram, when  $\overline{CE}$  is LOW,  $\overline{CE2}$  is LOW and CE2 is HIGH. When  $\overline{CE}$  is HIGH,  $\overline{CE2}$  is HIGH and CE2 is LOW.

## ZZ TIMING

