40/44-Pin TSOP



DRAM

256K x 16 DRAM

5V, FAST PAGE MODE

40-Pin SOJ

FEATURES

- Industry-standard x16 pinouts, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply*
- Low power, 3mW standby; 375mW active, typical
- All device pins are fully TTL-compatible
- 512-cycle refresh in 8ms (nine rows and nine columns)
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- · FAST PAGE MODE access cycle
- BYTE WRITE access cycle
- BYTE READ access cycle

OPTIONS	MARKING
Timing	
60ns access	-6*
70ns access	-7
80ns access	-8
Packages	
Plastic SOJ (400 mil)	DJ
Plastic TSOP (400 mil)	TĠ

Part Number Example: MT4C16257DJ-7

KEY TIMING PARAMETERS

SPEED	^t RC	tRAC	tPC	†AA	¹ CAC	^t RP
-6	110ns	60ns	35ns	30ns	15ns	40ns
-7	130ns	70ns	40ns	35ns	20ns	50ns
-8	150ns	80ns	45ns	40ns	20ns	60ns

PIN ASSIGNMENT (Top View)

([DA-7)	(D)	B-4)
Vcc	40] Vss 39] DQ16 38] DQ15 37] DQ14 36] DQ13 35] Vss 34] DQ12 33] DQ11 32] DQ10 31] DQ9 30] NC	Vcc 1 DQ1 2 DQ2 3 DQ3 4 DQ4 5 Vcc 6 DQ5 7 DQ6 8 DQ7 9 DQ8 10	44
NC [11 NC [12 WE [13 RAS [14 NC [15 A0 [16 A1 [17 A2 [18 A3 [19 Vcc [20	29 CASL 28 CASH 27 OE 26 A8 25 A7 24 A6 23 A4 21 Vss	NC 13 NC 14 WE 15 FAS 16 NC 17 AO 19 A2 20 A3 21 Voc 12 Voc 12 Voc 12	32


GENERAL DESCRIPTION

The MT4C16257 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x16 configuration. The MT4C16257 has both BYTE WRITE and WORD WRITE access cycles via two CAS pins.

The MT4C16257 CAS function and timing are determined by the first CAS (CASL or CASH) to transition LOW and by the last to transition back HIGH. Use of only one of the two results in a BYTE WRITE cycle. CASL transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and CASH transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16). BYTE READ cycles are achieved through CASL or CASH in the same manner during READ cycles for the MT4C16257.

^{*60}ns specifications are limited to a Vcc range of ±5%.

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 18 address bits during READ or WRITE cycles. These are entered 9 bits (A0-A8) at a time. RAS is used to latch the first 9 bits and CAS the latter 9 bits.

The $\overline{\text{CAS}}$ control also determines whether the cycle will be a refresh cycle ($\overline{\text{RAS}}$ ONLY) or an active cycle (READ, WRITE or READ WRITE) once $\overline{\text{RAS}}$ goes LOW.

The $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$ inputs internally generate a $\overline{\text{CAS}}$ signal functioning in an identical manner to the single $\overline{\text{CAS}}$ input on the other 256K x 16 DRAMs. The key difference is each $\overline{\text{CAS}}$ controls its corresponding DQ tristate logic (in conjunction with $\overline{\text{OE}}$ and $\overline{\text{WE}}$). CASL controls DQ1 through DQ8 and $\overline{\text{CASH}}$ controls DQ9 through DQ16.

The MT4C16257 CAS function is determined by the first CAS (CASL or CASH) to transition LOW and the last one to transition back HIGH. The two CAS controls give the MT4C16257 both BYTE READ and BYTE WRITE cycle capabilities.

A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS, whichever occurs last. Taking WE LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If WE goes LOW prior to CAS going LOW, the output pin(s) remain open (High- Z) until the next CAS cycle. If WE goes LOW after CAS goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as CAS and OE remain LOW (regardless of WE or RAS). This late WE pulse results in a READ WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O and pin direction is controlled by OE.

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A8) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST PAGE MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS refresh cycle (RAS ONLY, CBR, or HIDDEN) so that all 512 combinations of RAS addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.

BYTE ACCESS CYCLE

The BYTE WRITE mode is determined by the use of CASL and CASH. Enabling CASL will select a lower BYTE WRITE cycle (DQ1-DQ8) while enabling CASH will select an upper BYTE WRITE cycle (DQ9-DQ16). Enabling both CASL and CASH selects a WORD WRITE cycle.

The MT4C16257 can be viewed as two 256K \times 8 DRAMS which have common input controls, with the exception of the $\overline{\text{CAS}}$ inputs. Figure 1 illustrates the MT4C16257 BYTE WRITE and WORD WRITE cycles.

The MT4C16257 also has BYTE READ and WORD READ cycles. Figure 2 illustrates the MT4C16257 BYTE READ and WORD READ cycles.




Figure 1
WORD AND BYTE WRITE EXAMPLE




Figure 2
WORD AND BYTE READ EXAMPLE

TRUTH TABLE

							ADDRI	ESSES		
FUNCTION	FUNCTION		CASL	CASH	WE	0E	t _R	¹C	DQs	NOTES
Standby		Н	H→X	H→X	Х	Х	Х	Х	High-Z	
READ: WORD			L	L	Н	L	ROW	COL	Data-Out	
READ: LOWER BYTE		L	L	Н	Н	L	ROW	COL	Lower Byte, Data-Out Upper Byte, High-Z	
READ: UPPER	BYTE	Г	Н	L	Н	L	ROW	COL	Lower Byte, High-Z Upper Byte, Data-Out	
WRITE: WORD (EARLY WRITE		L	L	L	L	Х	ROW	COL	Data-In	
WRITE: LOWE BYTE (EARLY)		٦	L	Н	L	Х	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z	
WRITE: UPPE BYTE (EARLY)		٦	I	L	L	Х	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In	
READ WRITE		L	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2
PAGE-MODE	1st Cycle	٦	H→L	H→L	Н	L	ROW	COL	Data-Out	2
READ	2nd Cycle	L	H→L	H→L	. Н	L	n/a	COL	Data-Out	2
PAGE-MODE	1st Cycle	L	H→L	H→L	L	×	ROW	COL	Data-In	1
WRITE	2nd Cycle	L	H→L	H→L	L	Х	n/a	COL	Data-In	1
PAGE-MODE	1st Cycle	L	H→L	H→L	H→Ł	L→H	ROW	COL	Data-Out, Data-In	1, 2
READ-WRITE	2nd Cycle	L	H	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1, 2
HIDDEN	READ	L→H→L	L	L	Н	L	ROW	COL	Data-Out	2
REFRESH	WRITE	L→H→L	L	L	L	Х	ROW	COL	Data-In	1, 3
RAS-ONLY REFRESH		L	I	Н	Х	Х	ROW	n/a	High-Z	
CBR REFRESI	4	H→L	L	L	Х	х	Х	Х	High-Z	4

NOTE:

- These WRITE cycles may also be BYTE WRITE cycles (either CASL or CASH active).
 These READ cycles may also be BYTE READ cycles (either CASL or CASH active).
- 3. EARLY WRITE only.
- 4. At least one of the two CAS signals must be active (CASL or CASH).



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss	1V to +7V
Operating Temperature, TA (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +150°C
Power Dissipation	1.2W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (Vcc = $+5V \pm 10\%^{**}$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	ViH	2.4	Vcc+1	٧	
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	0.8	٧	
INPUT LEAKAGE CURRENT Any input $0V \le V_{IN} \le V_{CC}$ (All other pins not under test = $0V$)	lı	-2	2	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vout ≤ 5.5V)	loz	-10	10	μА	
OUTPUT LEVELS Output High Voltage (Iout = -5mA)	Vон	2.4		٧	
Output Low Voltage (lout = 4.2mA)	V OL		0.4	٧	

			MAX			
PARAMETER/CONDITION	SYMBOL	-6**	-7	-8	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = Vih)	lcc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc -0.2V)	Icc2	1	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC [MIN])	Іссз	195	175	160	mA	3, 4, 41
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = VIL, CAS, Address Cycling: PC = PC [MIN]; CP, ASC = 10ns)	lcc4	120	110	100	mA	3, 4, 41
REFRESH CURRENT: RAS ONLY Average power supply current (RAS Cycling, CAS=VIH: ¹RC = ¹RC [MIN])	lccs	195	175	160	mA	3, 41
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC [MIN])	Icc6	180	160	140	mA	3, 5

^{**60}ns specifications are limited to a Vcc range of ±5%.



CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A8	C _{l1}	5	рF	2
Input Capacitance: RAS, CASL, CASH, WE, OE	C ₁₂	7	pF	2
Input/Output Capacitance: DQ (SOJ, TSOP)	Сю	7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($Vcc = +5V \pm 10\%^*$)

AC CHARACTERISTICS		-	6*	-7			-8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from column-address	^t AA		30		35		40	ns	
Column-address hold time (referenced to RAS)	^t AR	50		55		60		ns	
Column-address setup time	†ASC	0		0		0		ns	29
Row-address setup time	¹ASR	0		0		0		ns	
Column-address to WE delay time	†AWD	55		60		65		ns	21
Access time from CAS	^t CAC		15		20		20	ns	15, 31
Column-address hold time	^t CAH	10		15		15		ns	29
CAS pulse width	¹CAS	15	10,000	20	10,000	20	10,000	ns	37
CAS hold time (CBR REFRESH)	tCHR	10		10		10		ns	5, 30
Last CAS going LOW to first CAS returning HIGH	(CLCH	10		10		10		ns	32
CAS to output in Low-Z	†CLZ	3		3		3		ns	31
CAS precharge time	^t CP	10		10		10		ns	16, 34
Access time from CAS precharge	¹ CPA		35		40		45	ns	31
CAS to RAS precharge time	^t CRP	10		10		10		ns	30
CAS hold time	^t CSH	60		70		80		ns	30
CAS setup time (CBR REFRESH)	^t CSR	10		10		10		ns	5, 29
CAS to WE delay time	(CMD	40		45		45		ns	21, 29
Write command to CAS lead time	tCWL	15		20		20		ns	26, 30
Data-in hold time	†DH	10		15		15		ns	22, 31
Data-in hold time (referenced to RAS)	^t DHR	45		55		60		ns	
Data-in setup time	^t DS	0		0		0		ns	22, 31
Output disable time	QO [‡]	3	15	3	15	3	15	ns	28, 39
Output Enable time	†OE		15		20		20	ns	31
OE hold time from WE during READ-MODIFY-WRITE cycle	[†] OEH	15		20		20		ns	27
Output buffer turn-off delay	^t OFF	3	15	3	15	3	15	ns	20, 28, 31

^{*60}ns specifications are limited to a Vcc range of $\pm 5\%$.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($Vcc = +5V \pm 10\%^*$)

AC CHARACTERISTICS		-	6*		-7		-8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
OE setup prior to RAS during HIDDEN REFRESH cycle	^t ORD	0		0		0		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40		45		ns	33
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	85		95		100		ns	33
Access time from RAS	†RAC		60		70		80	ns	14
RAS to column- address delay time	^t RAD	15	30	15	35	15	40	ns	18
Row-address hold time	^t RAH	10		10		10		ns	
Column-address to RAS lead time	[†] RAL	30		35		40		ns	
RAS pulse width	^t RAS	60	10,000	70	10,000	80	10,000	ns	
RAS pulse width (PAGE MODE)	^t RASP	60	100,000	70	100,000	80	100,000	ns	
Random READ or WRITE cycle time	^t RC	110		130		150		ns	
RAS to CAS delay time	^t RCD	20	45	20	50	20	60	ns	17, 29
Read command hold time (referenced to CAS)	^t RCH	0		0		0		ns	19, 26, 30
Read command setup time	^t RCS	0		0		0		ns	26, 29
Refresh period (512 cycles)	¹REF		8		8		8	ms	
RAS precharge time	^t RP	40		50	1	60		ns	
RAS to CAS precharge time	tRPC	10		10		10		ns	
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	19
RAS hold time	tRSH	15		20		20		nş	38
READ WRITE cycle time	tRWC	150		175		195		ns	
RAS to WE delay time	^t RWD	85		95		105		ns	21
Write command to RAS lead time	^t RWL	15		20		20		ns	26
Transition time (rise or fall)	Ţ	3	50	3	50	3	50	ns	
Write command hold time	tWCH	10		10		10		ns	26, 38
Write command hold time (referenced to RAS)	tWCR	45		55		60		ns	26
Write command setup time	twcs	0		0		0		ns	21, 26, 29
Write command pulse width	tWP	10		10		10		ns	26

^{*60}ns specifications are limited to a Vcc range of ±5%.

NOTES


- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. $V_{CC} = 5V \pm 10\%$; f = 1 MHz.
- 3. Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- 5. Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- 7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the 'REF refresh requirement is exceeded.
- 8. AC characteristics assume ${}^{t}T = 5ns$.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- In addition to meeting the transition rate specification, all input signals must transit between Vih and Vil. (or between Vil. and Vih) in a monotonic manner.
- 11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
- 12. If $\overline{\text{CAS}} = \text{Vil.}$, data output may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to two TTL gates and 100pF, Vol = 0.80 and VoH = 2.0V.
- 14. Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, ^tRAC will increase by the amount that ^tRCD exceeds the value shown.
- 15. Assumes that ${}^{t}RCD \ge {}^{t}RCD$ (MAX).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS must be pulsed HIGH for ^tCP.
- 17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, access time is controlled exclusively by ^tCAC.
- 18. Operation within the ^tRAD limit ensures that ^tRCD (MAX) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, access time is controlled exclusively by ^tAA.

- Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
- 20. OFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to Voh or Vol. The 3ns minimum is a parameter guaranteed by design.
- 21. tWCS, tRWD, tAWD and tCWD are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycles only. If tWCS ≥ tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until CAS or OE goes back to VIH) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE WRITE (OE-controlled) cycle.
- These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, Q goes open. If OE is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE operation is not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW and OE = HIGH.
- 25. All other inputs at Vcc -0.2V.
- 26. Write command is defined as WE going LOW.
- 27. LATE WRITE and READ-MODIFY-WRITE cycles must have both ^tOD and ^tOEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously written data if CAS remains LOW and OE is taken back LOW after ^tOEH is met. If CAS goes HIGH prior to OE going back LOW, the DQs will remain open.
- 28. The DQs open during READ cycles once ^tOD or ^tOFF occur. If CAS goes HIGH before OE, the DQs will open regardless of the state of the OE. If CAS stays LOW while OE is brought HIGH, the DQs will open. If OE is brought back LOW (CAS still LOW), the DQs will provide the previously read data.


NOTES (continued)

- 29. The first CASx edge to transition LOW.
- 30. The last CASx edge to transition HIGH.
- 31. Output parameter (DQx) is referenced to corresponding CAS input, DQ1-DQ8 by CASL and DQ9-DQ16 by CASH.
- 32. Last falling \overline{CASx} edge to first rising \overline{CASx} edge.
- 33. Last rising CASx edge to next cycle's last rising CASx edge.
- 34. Last rising \overline{CASx} edge to first falling \overline{CASx} edge.
- 35. First DQs controlled by the first CASx to go LOW.
- 36. Last DQs controlled by the last CASx to go HIGH.
- 37. Each CASx must meet minimum pulse width.
- 38. Last CASx to go LOW.
- 39. All DQs controlled, regardless CASL and CASH.
- 40. Column-address changed once each cycle.


READ CYCLE




EARLY WRITE CYCLE




READ WRITE CYCLE(LATE WRITE and READ-MODIFY-WRITE cycles)




FAST-PAGE-MODE READ CYCLE



FAST-PAGE-MODE EARLY-WRITE CYCLE




FAST-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE cycles)



*NOTE: 1PC is for LATE WRITE only.


RAS-ONLY REFRESH CYCLE

(Addresses; OE, WE = DON'T CARE)




CBR REFRESH CYCLE

(Addresses and $\overline{OE} = DON'T CARE$)



HIDDEN REFRESH CYCLE 24

 $(\overline{WE} = HIGH; \overline{OE} = LOW)$



NOTE: 1. NOT