

## ATT7C183 ATT7C184

## High-Speed CMOS SRAM 128 Kbit (2 x 4K x 16 or 8K x 16) Cache-Data

### Features

- High-speed — 25 ns maximum access time
- Direct map or two-way set associative
- Automatic powerdown during long cycles
- Advanced CMOS technology
- Data retention at 2 V for battery backup operation
- Plug-compatible with Cypress CY7C183/184
- Low-power operation
  - Active: 700 mW typical at 45 ns
  - Standby: 75 mW typical
- Package styles available:
  - 48-pin, plastic DIP
  - 52-pin, PLCC

### Description

The ATT7C183 and ATT7C184 devices are high-performance, low-power, CMOS static RAMs organized into either two two-way set associative blocks of 4K x 16 RAM or one directly mapped 8K x 16-bit RAM.

The ATT7C183 and ATT7C184 are designed specifically for use with the *Intel*\* 82385 Cache Controller. Addresses are latched on the falling edge of the address-latch-enable (ALE) signal. When ALE is high, the latch is transparent. The ATT7C183 has all address bits latched by the ALE signal except A12. A12, which bypasses the latch, has a faster access time. In the ATT7C184, all address bits are latched by the ALE signal. Operation is from a single 5 V power supply, and all interface signals are TTL compatible. Power consumption is 700 mW (typical) at 45 ns.

Two standby modes are available. Automatic powerdown during long cycles reduces power consumption during read accesses that are longer than the minimum access time, or when the memory is deselected and addresses do not change (are stable). In addition, data can be retained in inactive storage with a supply voltage as low as 2 V. The memory typically consumes only 9 mW at 3 V, thereby allowing effective battery backup operation.




Figure 1. Block Diagram

\*Intel is a trademark of Intel Corporation.

# ATT7C183/184 High-Speed CMOS SRAM, 128 Kbit (2 x 4K x 16 or 8K x 16), Cache-Data

## Pin Information

Table 1. DIP Pin Descriptions

Pin	Name/Function
A0—A12	Address
I/O0—I/O15	Data Input/Output
CE	Chip Enable
WEA and WEB	Write Enable
OEA and OEB	Output Enable
BEL and BEH	Bank Enable
ALE	Address Latch Enable
MODE	Configuration Mode
GND	Ground
Vcc	Power

Table 2. PLCC Pin Descriptions

Pin	Name/Function
A0—A12	Address
I/O0—I/O15	Data Input/Output
CE	Chip Enable
WEA and WEB	Write Enable
OEA and OEB	Output Enable
BEL and BEH	Bank Enable
ALE	Address Latch Enable
MODE	Configuration Mode
GND	Ground
Vcc	Power
NC	No Connect




Figure 2. Pin Diagram




Figure 3. Pin Diagram

## Functional Description

The MODE pin controls whether the ATT7C183 and ATT7C184 devices are configured as direct-mapped 8K x 16 or two-way set associative 2 x 4K x 16 RAMs. When MODE is high, the circuits are placed in the two-way mode. In the two-way mode, the upper address bit, A12, is in a don't care state and should be externally wired to ground. When MODE is low, the circuits are placed in the direct-mapped mode.

Writing is accomplished in the two-way mode by taking CE low and by inserting the respective BEX and WEX signals low. BE<sub>L</sub> enables bits D0—D7, while BE<sub>H</sub> enables bits D8—D15. WE<sub>A</sub> enables cache bank A, and WE<sub>B</sub> enables cache bank B to receive whatever data resides on the data bus. OE<sub>A</sub> and OE<sub>B</sub> similarly enable cache banks A and B, respectively, to drive the data bus.

Writing is accomplished in the direct mode by tying

WE<sub>A</sub> and WE<sub>B</sub> together externally and using A12 to determine which 4K x 16 memory bank is selected.

Reading is accomplished in the two-way mode by taking CE low and inserting the respective OEX and BEX signals low and the respective WEX signal high. The contents of the memory location specified on the address pins then appear on the 16 outputs. Activation of OE<sub>A</sub> and OE<sub>B</sub> simultaneously causes both banks to be deselected.

Reading is accomplished in the direct mode by tying OE<sub>A</sub> and OE<sub>B</sub> together externally. A12 determines which 4K x 16 memory bank is enabled.

Latch-up and static discharge protection are provided on-chip. The ATT7C183 and ATT7C184 devices can withstand an injection current of up to 200 mA on any pin without damage.

## Truth Table

**Table 3. Truth Table — Two-Way Mode (MODE = High)**

CE	BE <sub>L</sub>	BE <sub>H</sub>	OE <sub>A</sub>	OE <sub>B</sub>	WE <sub>A</sub>	WE <sub>B</sub>	Operation
H	X	X	X	X	X	X	Outputs High-Z, Write Disabled
L	H	H	X	X	X	X	Outputs High-Z, Write Disabled
X	X	X	H	H	X	X	Outputs High-Z
X	X	X	L	L	X	X	Outputs High-Z
L	L	H	L	H	H	H	Read I/O0—I/O7, Way A
L	L	H	H	L	H	H	Read I/O0—I/O7, Way B
L	H	L	L	H	H	H	Read I/O8—I/O15, Way A
L	H	L	H	L	H	H	Read I/O8—I/O15, Way B
L	L	L	L	H	H	H	Read I/O0—I/O15, Way A
L	L	L	H	L	H	H	Read I/O0—I/O15, Way B
L	L	H	X	X	L	H	Write I/O0—I/O7, Way A
L	L	H	X	X	H	L	Write I/O0—I/O7, Way B
L	H	L	X	X	L	H	Write I/O8—I/O15, Way A
L	H	L	X	X	H	L	Write I/O8—I/O15, Way B
L	L	L	X	X	L	H	Write I/O0—I/O15, Way A
L	L	L	X	X	H	L	Write I/O0—I/O15, Way B
L	L	H	X	X	L	L	Write I/O0—I/O7, Way A and B
L	H	L	X	X	L	L	Write I/O8—I/O15, Way A and B
L	L	L	X	X	L	L	Write I/O0—I/O15, Way A and B

**ATT7C183/184 High-Speed CMOS SRAM,  
128 Kbit (2 x 4K x 16 or 8K x 16), Cache-Data**

**Functional Description** (continued)

**Truth Table** (continued)

**Table 4. Truth Table — Direct Mode (MODE = Low)**

CE	BE <sub>L</sub>	BE <sub>H</sub>	OE <sub>A</sub>	OE <sub>B</sub>	WE <sub>A</sub>	WE <sub>B</sub>	Operation
H	X	X	X	X	X	X	Outputs High-Z, Write Disabled
L	H	H	X	X	X	X	Outputs High-Z, Write Disabled
X	X	X	H	H	X	X	Outputs High-Z
L	L	H	L	L	H	H	Read I/O0—I/O7
L	H	L	L	L	H	H	Read I/O8—I/O15
L	L	L	L	L	H	H	Read I/O0—I/O15
L	L	H	X	X	L	L	Write I/O0—I/O7
L	H	L	X	X	L	L	Write I/O8—I/O15
L	L	L	X	X	L	L	Write I/O0—I/O15

**Absolute Maximum Ratings**

Stresses in excess of the Absolute Maximum Ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those indicated in the operational sections of this data sheet. Exposure to Absolute Maximum Ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Min	Max	Unit
Storage Temperature	T <sub>stg</sub>	-65	150	°C
Operating Ambient Temperature	T <sub>A</sub>	-55	125	°C
Supply Voltage with Respect to Ground	V <sub>cc</sub>	-0.5	7.0	V
Input Signal with Respect to Ground	—	-3.0	7.0	V
Signal Applied to High-impedance Output	—	-3.0	7.0	V
Output Current into Low Outputs	—	—	25	mA
Latch-up Current	—	>200	—	mA

**Handling Precautions**

The ATT7C183 and ATT7C184 devices include internal circuitry designed to protect the chips from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use to avoid exposure to excessive electrical stress.

**Recommended Operating Conditions**

Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation	0 °C to 70 °C	4.5 V ≤ V <sub>cc</sub> ≤ 5.5 V
Data Retention	0 °C to 70 °C	2.0 V ≤ V <sub>cc</sub> ≤ 5.5 V

## Electrical Characteristics

Over all Recommended Operating Conditions

**Table 5. General Electrical Characteristics**

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Output Voltage: High Low	V <sub>OH</sub> V <sub>OL</sub>	I <sub>OH</sub> = -4.0 mA, V <sub>CC</sub> = 4.5 V I <sub>OL</sub> = 8.0 mA	2.4 —	— —	— 0.4	V V
Input Voltage: High Low <sup>1</sup>	V <sub>IH</sub> V <sub>IL</sub>	— —	2.2 -3.0	— —	V <sub>CC</sub> + 0.3 0.8	V V
Input Current	I <sub>IX</sub>	Ground ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10	—	10	μA
Output Leakage Current	I <sub>OZ</sub>	Ground ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , $\overline{CE} = V_{CC}$	-10	—	10	μA
Output Short Current	I <sub>OS</sub>	V <sub>O</sub> = Ground, V <sub>CC</sub> = Max <sup>2</sup>	—	—	-350	mA
V <sub>CC</sub> Current: Standby <sup>3</sup> DR Mode	I <sub>CC2</sub> I <sub>CC3</sub>	— V <sub>CC</sub> = 3.0 V <sup>4</sup>	— —	50 3.0	250 50	μA μA
Capacitance: Input Output	C <sub>I</sub> C <sub>O</sub>	T <sub>A</sub> = 25 °C, V <sub>CC</sub> = 5.0 V Test frequency = 1 MHz <sup>5</sup>	— —	— —	5 7	pF pF

1. This device provides hard clamping of transient undershoot. Input levels below ground are clamped beginning at -0.6 V. A current in excess of 100 mA is required to reach -2 V. The device can withstand indefinite operation with inputs as low as -3 V, subject only to power dissipation and bond-wire fusing constraints.
2. Duration of the output short-circuit should not exceed 30 s.
3. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e.,  $\overline{CE}$  and  $\overline{BE} = V_{CC}$ . Input levels are within 0.2 V of V<sub>CC</sub> or ground.
4. Data retention operation requires that V<sub>CC</sub> never drops below 2.0 V.  $\overline{CE}$  and  $\overline{BE}$  must be ≥ V<sub>CC</sub> - 0.2 V. For all other inputs, V<sub>IN</sub> ≥ V<sub>CC</sub> - 0.2 V or V<sub>IN</sub> < 0.2 V is required to ensure full powerdown.
5. This parameter is not 100% tested.

**Table 6. Electrical Characteristics by Speed**

Parameter	Symbol	Test Conditions	Speed			Unit
			45	35	25	
Max V <sub>CC</sub> Current, Active	I <sub>CC1</sub>	*	170	220	300	mA

- \* Tested with outputs open and all address and data inputs changing at the maximum write-cycle rate. The device is continuously enabled for writing, i.e.,  $\overline{CE}$ ,  $\overline{BE}$ , and  $\overline{WE} \leq V_{IL}$ . Input pulse levels are 0 V to 3.0 V. Max I<sub>CC</sub> shown applies over the active operating temperature range.

**ATT7C183/184 High-Speed CMOS SRAM,  
128 Kbit (2 x 4K x 16 or 8K x 16), Cache-Data**

## Timing Characteristics

**Table 7. Read Cycle<sup>1, 2, 3, 4</sup>**

Over all Recommended Operating Conditions; all measurements in ns. Test conditions assume input transition times of <3 ns, reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V (see Figure 11), and output loading for specified IOL and IOH +100 pF (see Figure 10A).

Symbol	Parameter	Speed					
		45		35		25	
		Min	Max	Min	Max	Min	Max
tLHLH	Read-cycle Time	45	—	35	—	25	—
tADVDOV	Address Valid to Data Valid, A0—A11 <sup>5</sup>	—	45	—	35	—	25
tADVDOV-A12	Address Valid to Data Valid, A12 <sup>5</sup>	—	35	—	25	—	17
tLHDOX	ALE High to Output Change	3	—	3	—	3	—
tADXDOX	Address Change to Data Output Change	3	—	3	—	3	—
tCELDV	Chip Enable Low to Output Valid <sup>5, 7</sup>	—	20	—	15	—	12
tBELDV	Byte Enable Low to Output Valid <sup>5, 7</sup>	—	20	—	15	—	12
tOELDV	Output Enable Low to Output Valid <sup>5, 7, 8</sup>	—	16	—	14	—	10
tCELDZ	Chip Enable Low to Output Low-Z <sup>8, 9</sup>	3	—	3	—	3	—
tBELDZ	Byte Enable Low to Output Low-Z <sup>8, 9</sup>	3	—	3	—	3	—
tOELDZ	Output Enable Low to Output Low-Z <sup>8, 9</sup>	0	—	0	—	0	—
tCEHDZ	Chip Enable High to Output High-Z <sup>8, 9</sup>	—	12	—	10	—	8
tBEHDZ	Byte Enable High to Output High-Z <sup>8, 9</sup>	—	12	—	10	—	8
tOEHDOZ	Output Enable High to Output High-Z <sup>8, 9</sup>	—	12	—	10	—	8
tLHLL	ALE Pulse Width	—	12	—	10	—	8
tADVLL	Address Valid to ALE Low	6	—	6	—	4	—
tOEBL — tOEAL	$\overline{OE_A}$ , $\overline{OE_B}$ Overlap Time <sup>8</sup>	0	—	0	—	0	—
tCELICH, tBELICH	$\overline{CE}$ , $\overline{BE_X}$ Low to Powerup <sup>10, 11</sup>	0	—	0	—	0	—
tLLADX	ALE Low to Address Change	4	—	4	—	4	—
tICHICL	Powerup to Powerdown <sup>10, 11</sup>	—	45	—	35	—	25

- Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tADVWEH (Table 8) is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- All address timings are referenced from the last valid address line to the first transitioning address line.
- $\overline{CE}$ ,  $\overline{BE}$ , and  $\overline{WE}$  must be high during address transitions.
- This product is a very high-speed device, and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the Vcc and ground planes directly up to the contactor fingers. A 0.01  $\mu$ F high-frequency capacitor is also required between Vcc and ground. To avoid signal reflections, proper terminations must be used.
- $\overline{WE}$  is high for the read cycle.
- During this state, the chip is continuously selected ( $\overline{CE}$  and  $\overline{BE}$  low).
- All address lines are valid prior to the  $\overline{CE}$  and  $\overline{BE}$  transition to active.
- At any given temperature and voltage condition, output-disable time is less than output-enable time for any given device.
- Transition is measured  $\pm 200$  mV from steady-state voltage with specified loading in Figure 11B. This parameter is sampled and not 100% tested.
- This parameter is not 100% tested.
- Powerup from lcc2 to lcc1 occurs as a result of any of the following conditions: (1) falling edge of  $\overline{CE}$ ,  $\overline{BE}$ , (2) falling edge of  $\overline{WE}$  ( $\overline{CE}$  and  $\overline{BE}$  active), (3) transition on any address line ( $\overline{CE}$  and  $\overline{BE}$  active), and (4) transition on any data line ( $\overline{CE}$ ,  $\overline{BE}$ , and  $\overline{WE}$  active). The device automatically powers down from lcc1 to lcc2 after tICHICL has elapsed from any of the prior conditions. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.

## Timing Characteristics (continued)

**Table 8. Write Cycle<sup>1, 2, 3, 4</sup>**

Over all Recommended Operating Conditions; all measurements in ns. Test conditions assume input transition times of <3 ns, reference levels of 1.5 V, input pulse levels of 0 V to 3.0 V (see Figure 11), and output loading for specified  $I_{OL}$  and  $I_{OH}$  +30 pF (see Figure 10A).

Symbol	Parameter	Speed					
		45		35		25	
		Min	Max	Min	Max	Min	Max
tLHLH	Write-cycle Time	45	—	35	—	25	—
tCELWEH, tCELCEH	Chip Enable Low to End of Write	30	—	20	—	13	—
tBELWEH	Byte Enable Low to End of Write	30	—	20	—	13	—
tADVWEL, tADVCEL	Address Valid to Beginning of Write	0	—	0	—	0	—
tADVWEH, tADVCEH	Address Valid to End of Write	30	—	20	—	13	—
tWELWEH	Write Enable Pulse Width	30	—	20	—	13	—
tDIVWEH, tDIVCEH	Data Change to End of Write	15	—	10	—	10	—
tWEHDIX, tCEHDIX	End of Write to Data Change	0	—	0	—	0	—
tWEHDOZ	Write Enable High to Output Low-Z <sup>5,6</sup>	0	—	0	—	0	—
tWELDOZ	Write Enable Low to Output High-Z <sup>5,6</sup>	—	12	—	10	—	8
tLHLL	ALE Pulse Width	12	—	10	—	8	—
tADVLL	Address Change to ALE Low	6	—	6	—	4	—
tCEHVCL	Chip Enable High to Data Retention <sup>7</sup>	0	—	0	—	0	—
tBEHVCL	Byte Enable High to Data Retention <sup>7</sup>	0	—	0	—	0	—
tVCHCEL	End Data Retention to Beginning of Read Cycle	45	—	35	—	25	—
tOEHDOZ	Output Enable High to Output High-Z	—	12	—	10	—	8
tOELDOZ	Output Enable Low to Output Low-Z	0	—	0	—	0	—

- Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tADVWEH is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- All address timings are referenced from the last valid address line to the first transitioning address line.
- CE, BE, or WE must be high during address transitions.
- This product is a very high-speed device, and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the Vcc and ground planes directly up to the contactor fingers. A 0.01  $\mu$ F high-frequency capacitor is also required between Vcc and ground. To avoid signal reflections, proper terminations must be used.
- At any given temperature and voltage condition, output-disable time is less than output-enable time for any given device.
- Transition is measured  $\pm 200$  mV from steady-state voltage with specified loading in Figure 11B. This parameter is sampled and not 100% tested.
- This parameter is not 100% tested.

### Timing Characteristics (continued)

The diagram illustrates the timing relationships for the 7C183 (AA) device. It shows four signals: ALE (L), ADDRESS (AD), ADDRESS A12 (7C183) (AA), and DATA (D). The signals are shown as waveforms with specific timing parameters indicated by arrows and labels:

- ALE (L):** Active-low pulse. Timing parameters include  $t_{LHL}$  (low-to-high delay) and  $t_{LHLL}$  (low-to-low delay).
- ADDRESS (AD):** Address bus. Timing parameters include  $t_{ADVLL}$  (address valid low-to-low delay),  $t_{LADX}$  (address data delay), and  $t_{ADVDOV}$  (address data valid delay).
- ADDRESS A12 (7C183) (AA):** Address A12 bus. Timing parameters include  $t_{A12 \text{ VALID}}$  (A12 valid delay).
- DATA (D):** Data bus. Timing parameters include  $t_{LHDOX}$  (low-to-high data output delay) and  $t_{ADXDOX}$  (address data output delay).

The diagram also shows the state of the signals during different phases: "PREVIOUS DATA" and "DATA VALID".

OE is low during the read cycle.

The timing diagram illustrates the relationship between several signals during a memory access cycle. The signals and their timing parameters are as follows:


- ALE (L):** Active Low Enable. Timing parameters:  $t_{LHLL}$  (Low-to-High delay),  $t_{LHLH}$  (High-to-Low delay).
- ADDRESS (AD):** Address bus. Timing parameters:  $t_{ADVLL}$  (Valid Low delay),  $t_{LLADX}$  (Valid Low to Address Valid delay),  $t_{ADVDV}$  (Valid Low to Data Valid delay).
- CE, BEX (CE) (BE):** Chip Enable / Bus Enable. Timing parameters:  $t_{CELDV}$ ,  $t_{BELDV}$  (Valid delay),  $t_{CELDZ}$ ,  $t_{BELDZ}$  (Z-bus delay),  $t_{CEHDOZ}$ ,  $t_{BEHDOZ}$  (High-Z delay).
- DATA (D):** Data bus. Timing parameters:  $t_{CELICH}$ ,  $t_{BELICH}$  (Valid delay),  $t_{CHICL}$  (Valid to Invalid delay).
- Icc (IC):** Internal Clock.

The diagram shows the sequence of events: ALE goes low, then ADDRESS becomes valid. CE/BEX goes low, enabling the data bus. DATA becomes valid, and Icc starts. The cycle ends when CE/BEX goes high, ADDRESS becomes invalid, and Icc stops.

**Figure 5. Read Cycle —  $\overline{\text{CE}}$ ,  $\overline{\text{BEx}}$ -Controlled**




## Timing Characteristics (continued)



Note:  $\overline{CE}$  is low continuously during this read cycle.

**Figure 6. Read Cycle —  $\overline{OE}$  -Controlled**  
(See Table 7, Note 6.)



**Notes:**

The internal write cycle of the memory is defined by the overlap of  $\overline{CE}$ ,  $\overline{BE}$  low, and  $\overline{WE}$  low. All signals must be low to initiate a write. Any signal can terminate a write by going high. The data input setup and hold times should be referred to the rising edge of the signal that terminates the write.

If  $\overline{WE}$  goes low before or concurrent with  $\overline{CE}$ ,  $\overline{BE}$  going low, the output remains in a high-impedance state.


If  $\overline{CE}$ ,  $\overline{BE}$  goes high before or concurrent with  $\overline{WE}$  going high, the output remains in a high-impedance state.

Powerup from lcc2 to lcc1 occurs as a result of any of the following conditions: (1) falling edge of  $\overline{CE}$ ,  $\overline{BE}$ , (2) falling edge of  $\overline{WE}$  ( $\overline{CE}$  and  $\overline{BE}$  active), (3) transition on any address line ( $\overline{CE}$  and  $\overline{BE}$  active), and (4) transition on any data line ( $\overline{CE}$ ,  $\overline{BE}$ , and  $\overline{WE}$  active). The device automatically powers down from lcc1 to lcc2 after tICHICL has elapsed from any of the prior conditions. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.

**Figure 7. Write Cycle —  $\overline{WE}$  -Controlled**

**ATT7C183/184 High-Speed CMOS SRAM,  
128 Kbit (2 x 4K x 16 or 8K x 16), Cache-Data**

**Timing Characteristics (continued)**



**Notes:**


The internal write cycle of the memory is defined by the overlap of  $\overline{CE}$ ,  $\overline{BE}$  low, and  $\overline{WE}$  low. All signals must be low to initiate a write. Any signal can terminate a write by going high. The data input setup and hold times should be referred to the rising edge of the signal that terminates the write.

If  $\overline{WE}$  goes low before or concurrent with  $\overline{CE}$ ,  $\overline{BE}$  going low, the output remains in a high-impedance state.

If  $\overline{CE}$ ,  $\overline{BE}$  goes high before or concurrent with  $\overline{WE}$  going high, the output remains in a high-impedance state.


Powerup from lcc2 to lcc1 occurs as a result of any of the following conditions: (1) falling edge of  $\overline{CE}$ ,  $\overline{BE}$ , (2) falling edge of  $\overline{WE}$  ( $\overline{CE}$  and  $\overline{BE}$  active), (3) transition on any address line ( $\overline{CE}$  and  $\overline{BE}$  active), and (4) transition on any data line ( $\overline{CE}$ ,  $\overline{BE}$ , and  $\overline{WE}$  active). The device automatically powers down from lcc1 to lcc2 after  $t_{ICHICL}$  has elapsed from any of the prior conditions. Power dissipation is dependent only on cycle rate, not on chip-select pulse width.

**Figure 8. Write Cycle —  $\overline{CE}$ -Controlled**




**Figure 9. Data Retention**

## Timing Characteristics (continued)




**Figure 10. Test Loads**



## Application Information




### Application Information (continued)



**Figure 13. Two-Way Set-Associative 16 Kbit Cache Using the 80386SX CPU and the 82385SX Cache Controller**

**ATT7C183/184 High-Speed CMOS SRAM,  
128 Kbit (2 x 4K x 16 or 8K x 16), Cache-Data**

**Ordering Information**



**ATT7C183**

Operating Range 0 °C to 70 °C

Package Style	Performance Speed		
	45 ns	35 ns	25 ns
48-Pin, Plastic DIP	ATT7C183P-45	ATT7C183P-35	ATT7C183P-25
52-Pin, PLCC	ATT7C183M-45	ATT7C183M-35	ATT7C183M-25

**ATT7C184**

Operating Range 0 °C to 70 °C

Package Style	Performance Speed		
	45 ns	35 ns	25 ns
48-Pin, Plastic DIP	ATT7C184P-45	ATT7C184P-35	ATT7C184P-25
52-Pin, PLCC	ATT7C184M-45	ATT7C184M-35	ATT7C184M-25