R1QAA3636CBG / R1QAA3618CBG R1QDA3636CBG / R1QDA3618CBG

36-Mbit QDR™II+ SRAM 4-word Burst

R10DS0158EJ0009 Rev. 0.09a 2011.09.14

Description

The R1Q#A3636 is a 1,048,576-word by 36-bit and the R1Q#A3618 is a 2,097,152-word by 18-bit synchronous quad data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. It integrates unique synchronous peripheral circuitry and a burst counter. All input registers are controlled by an input clock pair (K and /K) and are latched on the positive edge of K and /K. These products are suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration. These products are packaged in 165-pin plastic FBGA package.

= A: Read Latency =2.5, w/o ODT

= D: Read Latency =2.5, w/ ODT

Features

- Power Supply
 - 1.8 V for core (V_{DD}), 1.4 V to V_{DD} for I/O (V_{DDQ})
- Clock
 - Fast clock cycle time for high bandwidth
 - Two input clocks (K and /K) for precise DDR timing at clock rising edges only
 - Two output echo clocks (CQ and /CQ) simplify data capture in high-speed systems
 - Clock-stop capability with µs restart
- I/O
 - · Separate independent read and write data ports with concurrent transactions
 - 100% bus utilization DDR read and write operation
 - HSTL I/O
 - User programmable output impedance
 - · DLL/PLL circuitry for wide output data valid window and future frequency scaling
 - Data valid pin (QVLD) to indicate valid data on the output
- Function
 - · Four-tick burst for reduced address frequency
 - Internally self-timed write control
 - Simple control logic for easy depth expansion
 - JTAG 1149.1 compatible test access port
- Package
 - 165 FBGA package (15 x 17 x 1.4 mm)
- Notes: 1. QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress Semiconductor, IDT, Samsung, and Renesas Electronics Corp. (QDR Co-Development Team)
 - 2. The specifications of this device are subject to change without notice. Please contact your nearest Renesas Electronics Sales Office regarding specifications.
 - 3. Refer to

"http://www.renesas.com/products/memory/fast_sram/qdr_sram_root.jsp" for the latest and detailed information.

4. Descriptions about x9 parts in this datasheet are just for reference.



Part Number Definition

No.	0	1	2	3	4	5	6	7	8	9	10	11	-	12	13	14	15	16
Example	R	1	Q	Α	Α	4	4	3	6	R	В	G	-	2	0	R	В	0

No.	-	Comments	No.	-	Comments	No.	-	Comments
0-1		Renesas Memory Prefix	4	A	Vdd = 1.8 V		60	Frequency = 167MHz
	Q2	QDR B2 ^[*1] (L15) ^[*2]		36	Density = 36Mb		50	Frequency = 200MHz
		QDR II B4 (L15)	5-6	72	Density = 72Mb		40	Frequency = 250MHz
	Q4	DDR II B2 (L15)	30	44	Density = 144Mb		36	Frequency = 275MHz
		DDR II B4 (L15)		88	Density = 288Mb		33	Frequency = 300MHz
		DDR B2 SIO ^[*3] (L15)		09	Data width = 9bit	12-13	30	Frequency = 333MHz
	QA	QDR + B4 L25 ^[*2]	7-8	18	Data width = 18bit		27	Frequency = 375MHz
	QB	DDR II+ B2 L25		36	Data width = 36bit		25	Frequency = 400MHz
		DDR II+ B4 L25		R	1st Generation		22	Frequency = 450MHz
	QD	QDR + B4 L25 w/ODT ^[*4]		A	2nd Generation		20	Frequency = 500MHz
		DDR II+ B2 L25 w/ODT		В	3rd Generation		19	Frequency = 533MHz
2-3	QF	DDR II+ B4 L25 w/ODT	9	C	4th Generation		R	Commercial temp.
		QDR II+ B4 L20		D	5th Generation	14	ĸ	Ta range = 0℃~70℃
		DDR 11+ B2 L20		E	<u>6th Generation</u>	17		Industrial temp.
		DDR II+ B4 L20		F	7th Generation		-	Ta range = −40°C∼85°C
		QDR 11+ B4 L20 w/ODT	10-11		PKG= BGA 15x17 mm			Pb and Tray
		DDR 11+ B2 L20 w/ODT		BA	PKG= BGA 13x15 mm	15		Pb-free and Tray
		DDR 11+ B4 L20 w/ODT					•	Pb and Tape&Reel
		QDR 11+ B2 L20						Pb-free and Tape&Reel
	<u>ur</u>	QDR II+ B2 L20 w/ODT				16	0~9, A~Z or None	Renesas internal use
Note1	:	 [*1] B=Burst length (B2: Burs [*2] L=Read Latency (L15: Rea [*3] SIO=Separate I/O [*4] ODT=On die termination 				cycle,	L25: 2.5 (cycle)
Note2	2:	Package Marking Name Pb parts: Marking Name Pb-free parts: Marking Name (Example) R1QAA4436RBG-20R R1QAA4436RBG-20R	= Part	Numbe				
No te 3	}:	Pb : RoHS Compliance Level Pb-free: RoHS Compliance Level	- , -					



36M QDR II+ / DDR II+ SRAM Lineup

- Renesas supports or plans to support the parts listed below.

								QI	DR II+	/ DDR	+		C	DR II	/ DDR	II
	e Lct	st th	cy e)	L	ie e	Frequency (max) (MHz)	533	500	450	400	375	333	333	300	250	200
No	Product Type	Burst Length	Latency (Cycle)	ОDT	Organi- zation	Cycle Time (min) (ns)	1.875	2.00	2.22	2.50	2.66	3.00	3.00	3.30	4.00	5.00
						Part Number ↓ yy →	-19	-20	-22	-25	-27	-30	-30	-33	-40	-50
17 18	QDRII+	В4				R1Q A A36 18 C Bv- yy R1Q A A36 36 C Bv- yy	-19	-20	-22							
20 21		B2	2.5	٩		R1Q B A36 18 C Bv- yy R1Q B A36 36 C Bv- yy	-19	-20	-22							
23 24	DDRII+	B4			x18	R1Q C A36 18 C Bv- yy R1Q C A36 36 C Bv- yy	-19	-20	-22							
26	QDRII+	B4			x18	R1Q D A36 18 C Bv- yy	-19	-20	-22							
27 29		B2	2.5	Yes	x18	R1Q D A36 36 C Bv- yy R1Q E A36 18 C Bv- yy	-19	-20	-22							
30 32	BB IGHT		2	X		R1Q E A36 36 C Bv- yy R1Q F A36 18 C Bv- yy										
33		B4				R1Q F A36 36 C Bv- yy	-19	-20	-22							
35 36	QDRII+	B4				R1Q G A36 18 C Bv- yy R1Q G A36 36 C Bv- yy				-25						
38		B2	2.0	٩	x18	R1Q H A36 18 C Bv- yy				-25						
39	DDRII+		5	2		R1Q H A36 36 C Bv- yy										
41 42		B4				R1Q J A36 18 C Bv- yy R1Q J A36 36 C Bv- yy				-25						
44						R1Q K A36 18 C Bv- yy										
45	QDRII+	B4				R1Q K A36 36 C Bv- yy				-25						
47		B2	2.0	Yes		R1Q L A36 18 C Bv- yy				-25						
48	DDRII+		2	≻		R1Q L A36 36 C Bv- yy										
50 51		B 4				R1Q M A36 18 C Bv- yy R1Q M A36 36 C Bv- yy				-25						

Notes:

1. "yy" represents the speed bin. "R1QAA3636CBG-20" can operate at 500 MHz(max) of frequency, for example.

2. "v" represents the package size. If "v" = "G" then size is 15×17 mm, and if "v" = "A" then 13×15 mm.

3. The part which is not listed above is not supported, as of the day when this datasheet was issued, in spite of the existence of the part number or datasheet.



Pin Arrangement

R1Q3A	\3636 (Гор) /	R1QA(G)A363	36 (Mid)	/ R10	2D(K)A	.3636 (E	Bottom)		
	1	2	3	4	5	6	7	8	9	10	11
A	/CQ	NC	NC	/W	/BW2	/K	/BW1	/R	SA	NC	CQ
В	Q27	Q18	D18	SA	/BW3	к	/BW0	SA	D17	Q17	Q8
С	D27	Q28	D19	V _{ss}	SA	NC	SA	V _{ss}	D16	Q7	D8
D	D28	D20	Q19	V _{ss}	V _{ss}	V _{ss}	V _{ss}	V _{ss}	Q16	D15	D7
E	Q29	D29	Q20	V _{DDQ}	V _{ss}	V _{ss}	V _{SS}	V _{DDQ}	Q15	D6	Q6
F	Q30	Q21	D21	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	D14	Q14	Q5
G	D30	D22	Q22	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	Q13	D13	D5
Н	/DOFF	V_{REF}	V _{DDQ}	V _{DDQ}	V _{DD}	V _{ss}	V _{DD}	V _{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	D31	Q31	D23	V _{DDQ}	V _{DD}	V _{ss}	V _{DD}	V _{DDQ}	D12	Q4	D4
K	Q32	D32	Q23	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}	V _{DDQ}	Q12	D3	Q3
L	Q33	Q24	D24	V _{DDQ}	V _{ss}	V _{ss}	V _{ss}	V _{DDQ}	D11	Q11	Q2
М	D33	Q34	D25	V _{SS}	V _{ss}	V _{ss}	V _{SS}	V _{ss}	D10	Q1	D2
N	D34	D26	Q25	V _{ss}	SA	SA	SA	V _{ss}	Q10	D9	D1
Р	Q35	D35	Q26	SA	SA	C QVLD QVLD	SA	SA	Q9	D0	Q0
R	TDO	тск	SA	SA	SA	/C NC ODT	SA	SA	SA	TMS	TDI
					(Тор	View)	Тор	←R1Q3/	A3636		

Mid ←R1QA(G)A3636

Bottom ←R1QD(K)A3636

Notes: 1. Address expansion order for future higher density SRAMs: $10A \rightarrow 2A \rightarrow 7A \rightarrow 5B$. 2. NC pins can be left floating or connected to 0V ~ V_{DDQ} .

		-1-7	(0,100	- (-)	-		1) 01 00	,		
	1	2	3	4	5	6	7	8	9	10	11
А	/CQ	NC	SA	/W	/BW1	/K	NC	/R	SA	NC	CQ
В	NC	Q9	D9	SA	NC	К	/BW0	SA	NC	NC	Q8
С	NC	NC	D10	V _{ss}	SA	NC	SA	V _{ss}	NC	Q7	D8
D	NC	D11	Q10	V _{ss}	V _{ss}	V _{ss}	V _{ss}	V _{ss}	NC	NC	D7
E	NC	NC	Q11	V _{DDQ}	V _{ss}	V _{ss}	V _{ss}	V_{DDQ}	NC	D6	Q6
F	NC	Q12	D12	V _{DDQ}	V _{DD}	V _{ss}	V _{DD}	V_{DDQ}	NC	NC	Q5
G	NC	D13	Q13	V _{DDQ}	V _{DD}	V _{ss}	V _{DD}	V_{DDQ}	NC	NC	D5
Н	/DOFF	V_{REF}	V _{DDQ}	V _{DDQ}	V _{DD}	V _{ss}	V _{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	D14	V _{DDQ}	V _{DD}	V _{ss}	V _{DD}	V_{DDQ}	NC	Q4	D4
К	NC	NC	Q14	V _{DDQ}	V _{DD}	V _{ss}	V _{DD}	V_{DDQ}	NC	D3	Q3
L	NC	Q15	D15	V _{DDQ}	V _{ss}	V _{ss}	V _{ss}	V_{DDQ}	NC	NC	Q2
М	NC	NC	D16	V _{SS}	V _{ss}	V _{ss}	V _{ss}	V_{SS}	NC	Q1	D2
N	NC	D17	Q16	V _{SS}	SA	SA	SA	V_{SS}	NC	NC	D1
Р	NC	NC	Q17	SA	SA	C QVLD QVLD	SA	SA	NC	D0	Q0
R	TDO	тск	SA	SA	SA	/C NC ODT	SA	SA	SA	TMS	TDI
					(

R1Q3A3618 (Top) / R1QA(G)A3618 (Mid) / R1QD(K)A3618 (Bottom)

Notes: 1. Address expansion order for future higher density SRAMs: $10A \rightarrow 2A \rightarrow 7A \rightarrow 5B$. 2. NC pins can be left floating or connected to 0V ~ V_{DDQ} .



⁽Top View)

Pin Arrangement

1	2	R1Q3A3609 (Top) / R1QA(G)A3609 (Mid) / R1QD(K)A3609 (Bottom)													
100	~	3	4	5	6	7	8	9	10	11					
/CQ	NC	SA	/W	NC	/K	NC	/R	SA	SA	CQ					
NC	NC	NC	SA	NC	К	/BW	SA	NC	NC	Q4					
NC	NC	NC	V _{ss}	SA	NC	SA	V _{ss}	NC	NC	D4					
NC	D5	NC	V _{ss}	V_{ss}	V _{ss}	V_{SS}	V _{ss}	NC	NC	NC					
NC	NC	Q5	V _{DDQ}	V _{ss}	V _{SS}	V _{ss}	V _{DDQ}	NC	D3	Q3					
NC	NC	NC	V _{DDQ}	V_{DD}	V _{ss}	V_{DD}	V _{DDQ}	NC	NC	NC					
NC	D6	Q6	V _{DDQ}	V_{DD}	V _{ss}	V_{DD}	V _{DDQ}	NC	NC	NC					
/DOFF	V_{REF}	V _{DDQ}	V _{DDQ}	V _{DD}	V _{SS}	V _{DD}		V_{DDQ}	V _{REF}	ZQ					
NC	NC	NC	V _{DDQ}	V_{DD}	V _{ss}	V_{DD}	V _{DDQ}	NC	Q2	D2					
NC	NC	NC	V _{DDQ}	V_{DD}	V _{ss}	V_{DD}	V _{DDQ}	NC	NC	NC					
NC	Q7	D7	V _{DDQ}	V_{ss}	V _{ss}	V _{ss}	V _{DDQ}	NC	NC	Q1					
NC	NC	NC	V _{SS}	V _{ss}	V _{ss}	V _{ss}	V _{ss}	NC	NC	D1					
NC	D8	NC	V _{ss}	SA	SA	SA	V _{ss}	NC	NC	NC					
NC	NC	Q8	SA	SA	C QVLD QVLD	SA	SA	NC	D0	Q0					
TDO	тск	SA	SA	SA	/C NC ODT	SA	SA	SA	TMS	TDI					
	NC NC NC NC /DOFF NC NC NC NC NC	NCNCNCD5NCNCNCD6/DOFFVNCNCNCNCNCQ7NCNCNCD8NCNC	NCNCNCNCD5NCNCNCQ5NCNCNCNCD6Q6/DOFFVREFVDDQNCNCNCNCNCNCNCNCNCNCQ7D7NCNCNCNCD8NCNCNCQ8	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					

(Top View)

Notes: 1. Address expansion order for future higher density SRAMs: 10A \rightarrow 2A \rightarrow 7A \rightarrow 5B.

2. NC pins can be left floating or connected to 0V ~ V_{DDQ}.



Pin Descriptions

Name	I/O type	Descriptions	Notes
SA	Input	Synchronous address inputs: These inputs are registered and must meet the setup and hold times around the rising edge of K. All transactions operate on a burst-of-four words (two clock periods of bus activity). These inputs are ignored when device is deselected.	
/R	Input	Synchronous read: When low, this input causes the address inputs to be registered and a READ cycle to be initiated. This input must meet setup and hold times around the rising edge of K, and is ignored on the subsequent rising edge of K.	
/W	Input	Synchronous write: When low, this input causes the address inputs to be registered and a WRITE cycle to be initiated. This input must meet setup and hold times around the rising edge of K, and is ignored on the subsequent rising edge of K.	
/BW _x	Input	Synchronous byte writes: When low, these inputs cause their respective byte to be registered and written during WRITE cycles. These signals are sampled on the same edge as the corresponding data and must meet setup and hold times around the rising edges of K and /K for each of the two rising edges comprising the WRITE cycle. See Byte Write Truth Table for signal to data relationship.	
K, /K	Input	Input clock: This input clock pair registers address and control inputs on the rising edge of K, and registers data on the rising edge of K and the rising edge of /K. /K is ideally 180 degrees out of phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges. These balls cannot remain V_{REF} level.	
C, /C (II only)	Input	Output clock: This clock pair provides a user-controlled means of tuning device output data. The rising edge of /C is used as the output timing reference for the first and third output data. The rising edge of C is used as the output timing reference for second and fourth output data. Ideally, /C is 180 degrees out of phase with C. C and /C may be tied high to force the use of K and /K as the output reference clocks instead of having to provide C and /C clocks. If tied high, C and /C must remain high and not to be toggled during device operation. These balls cannot remain V_{REF} level.	1
/DOFF	Input	DLL/PLL disable: When low, this input causes the DLL/PLL to be bypassed for stable, low frequency operation.	
TMS TDI	Input	IEEE1149.1 test inputs: 1.8 V I/O levels. These balls may be left not connected if the JTAG function is not used in the circuit.	
тск	Input	IEEE1149.1 clock input: 1.8 V I/O levels. This ball must be tied to V _{ss} if the JTAG function is not used in the circuit.	


R1QE, R1QF, R1QG, R1QH, R1QJ, R1QK, R1QL, R1QM, R1QN, R1QP series do not have C, /C pins. In the series, K and /K are used as the output reference clocks instead of C and /C. Therefore, hereafter, C and /C represent K and /K in this document.



Name	I/O type	Descriptions	Notes
ZQ	Input	Output impedance matching input: This input is used to tune the device outputs to the system data bus impedance. Q and CQ output impedance are set to $0.2 \times RQ$, where RQ is a resistor from this ball to ground. This ball can be connected directly to V_{DDQ} , which enables the minimum impedance mode. This ball cannot be connected directly to V_{SS} or left unconnected. In ODT (On Die Termination) enable devices, the ODT termination values tracks the value of RQ. The ODT range is selected by ODT control input.	
ODT (ll+ only)	Input	 ODT control: When low; [Option 1] Low range mode is selected. The impedance range is between 52 Ω and 105 Ω (Thevenin equivalent), which follows 0.3 × RQ for 175 Ω ≤ RQ ≤ 350 Ω. [Option 2] ODT is disabled. When high; High range mode is selected. The impedance range is between 105 Ω and 150 Ω (Thevenin equivalent), which follows 0.6 × RQ for 175 Ω ≤ RQ ≤ 250 Ω. When floating; [Option 1] High range mode is selected. [Option 2] ODT is disabled. 	1
D_0 to D_n	Input	Synchronous data inputs: Input data must meet setup and hold times around the rising edges of K and /K during WRITE operations. See Pin Arrangement figures for ball site location of individual signals. The ×9 device uses D0~D8. D9~D35 should be treated as NC pin. The ×18 device uses D0~D17. D18~D35 should be treated as NC pin. The ×36 device uses D0~D35.	
CQ, /CQ	Output	Synchronous echo clock outputs: The edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals run freely and do not stop when Q tristates.	
TDO	Output	IEEE 1149.1 test output: 1.8 V I/O level.	
Q_0 to Q_n	Output	Synchronous data outputs: Output data is synchronized to the respective C and /C, or to the respective K and /K if C and /C are tied high. This bus operates in response to /R commands. See Pin Arrangement figures for ball site location of individual signals. The \times 9 device uses Q0~Q8. Q9~Q35 should be treated as NC pin. The \times 18 device uses Q0~Q17. Q18~Q35 should be treated as NC pin. The \times 36 device uses Q0~Q35.	
QVLD (ll+ only)	Output	Valid output indicator: The Q Valid indicates valid output data. QVLD is edge aligned with CQ and /CQ.	
V _{DD}	Supply	Power supply: 1.8 V nominal. See DC Characteristics and Operating Conditions for range.	2
V _{DDQ}	Supply	Power supply: Isolated output buffer supply. Nominally 1.5 V. See DC Characteristics and Operating Conditions for range.	2
V _{SS}	Supply	Power supply: Ground.	2
V _{REF}		HSTL input reference voltage: Nominally V _{DDQ} /2, but may be adjusted to improve system noise margin. Provides a reference voltage for the HSTL input buffers.	

2. All power supply and ground balls must be connected for proper operation of the device.





Block Diagram (R1QxA3636 / R1QxA3618 / R1QxA3609, x=3,A,D,G,K)

Notes

1. C and /C pins do not exist in II+ series parts.




General Description

Power-up and Initialization Sequence


- V_{DD} must be stable before K, /K clocks are applied.
- Recommended voltage application sequence : $V_{SS} \rightarrow V_{DD} \rightarrow V_{DDQ} \& V_{REF} \rightarrow V_{IN}$. (0 V to $V_{DD}, V_{DDQ} < 200 \text{ ms}$)
- Apply V_{REF} after V_{DDQ} or at the same time as $V_{\text{DDQ}}.$
- Then execute either one of the following three sequences.
- 1. Single Clock Mode (C and /C tied high)
 - Drive /DOFF high (/DOFF can be tied high from the start).
 - Then provide stable clocks (K, /K) for at least 1024 cycles (II series) or 20 us (II+ series). These meet the QDR common specification of 20 us.

When the operating frequency is less than 180 MHz, 2048 cycles are required (II series).



- 2. Double Clock Mode (C and /C control outputs) (II series only)
 - Drive /DOFF high (/DOFF can be tied high from the start)

Then provide stable clocks (K, /K, C, /C) for at least 1024 cycles (II series).
 This meets the QDR common specification of 20 us.
 When the operating frequency is less than 180 MHz, 2048 cycles are required (II series).



- 3. DLL/PLL Off Mode (/DOFF tied low)
 - In the "NOP and setup stage", provide stable clocks (K, /K) for at least 1024 cycles (II series) or 20 us (II+ series). These meet the QDR common specification of 20 us.



DLL/PLL Constraints

- 1. DLL/PLL uses K clock as its synchronizing input. The input should have low phase jitter which is specified as tKC var.
- 2. The lower end of the frequency at which the DLL/PLL can operate is 120 MHz. (Please refer to AC Characteristics table for detail.)
- 3. When the operating frequency is changed or /DOFF level is changed, setup cycles are required again.

Programmable Output Impedance

1. Output buffer impedance can be programmed by terminating the ZQ ball to V_{SS} through a precision resistor (RQ). The value of RQ is five times the output impedance desired. The allowable range of RQ to guarantee impedance matching with a tolerance of 15% is 250 Ω typical. The total external capacitance of ZQ ball must be less than 7.5 pF.



QVLD (Valid data indicator)

(R1QA, R1QB, R1QC, R1QD, R1QE, R1QF, R1QG, R1QH, R1QJ, R1QK, R1QL, R1QM R1QN, R1QP series)

1. QVLD is provided on the QDR-II+ and DDR-II+ to simplify data capture on high speed systems. The Q Valid indicates valid output data. QVLD is activated half cycle before the read data for the receiver to be ready for capturing the data. QVLD is inactivated half cycle before the read finish for the receiver to stop capturing the data. QVLD is edge aligned with CQ and /CQ.

ODT (On Die Termination) (R1QD, R1QE, R1QF, R1QK, R1QL, R1QM, R1QP series)

- 1. To reduce reflection which produces noise and lowers signal quality, the signals should be terminated, especially at high frequency. Renesas offers ODT on the input signals to QDR-II+ and DDR-II+ family of devices. (See the ODT pin table)
- 2. In ODT enable devices, the ODT termination values tracks the value of RQ. The ODT range is selected by ODT control input. (See the ODT range table)
- 3. In DDR-II+ devices having common I/O bus, ODT is automatically enabled when the device inputs data and disabled when the device outputs data.
- 4. There is no difference in AC timing characteristics between the SRAMs with ODT and SRAMs without ODT.
- 5. There is no increase in the I_{DD} of SRAMs with ODT, however, there is an increase in the I_{DDQ} (current consumption from the I/O voltage supply) with ODT.

ODT control pin	Thevenin equivalen	nt resistance (R _{THEV})	Unit	Notes
ODT control pin	Option 1	Option 2	-	6
Low	0.3 imes RQ	(ODT disable)	Ω	1, 4
High	0.6 imes RQ	0.6 × RQ	Ω	2, 5
Floating	0.6 × RQ	(ODT disable)	Ω	3

ODT range


Notes:

1. Allowable range of RQ for Option 1 to guarantee impedance matching a tolerance of ± 20 % is $175 \Omega \le RQ \le 350 \Omega$.

- 2. Allowable range of RQ to guarantee impedance matching a tolerance of \pm 20 % is 175 $\Omega \le$ RQ \le 250 Ω .
- 3. Allowable range of RQ for Option 1 to guarantee impedance matching a tolerance of ± 20 % is 175 $\Omega \le$ RQ $\le 250 \Omega$.
- 4. At option 1, ODT control pin is connected to V_{DDQ} through 3.5 k Ω . Therefore it is recommended to connect it to V_{SS} through less than 100 Ω to make it low.
- 5. At option 2, ODT control pin is connected to V_{SS} through 3.5 k Ω . Therefore it is recommended to connect it to V_{DDQ} through less than 100 Ω to make it high.
- 6. Renesas status: Option 1 = Available, Option 2 = Possible. If you need devices with option 2, please contact Renesas sales office.



Thevenin termination



ODT pin (R1QD, R1QE, R1QF, R1QK, R1QL, R1QM, R1QP series)


	OI	OT On/Off timing		Notes
Pin name		Opti	ion 2	
	Option 1	ODT pin = High	ODT pin = Low or Floating	3
$D_0 \sim D_n$ in separate I/O devices	Always	Always Off	1	
DQ ₀ ~ DQ _n in common I/O devices	Off: First Read Comr + Read Latenc - 0.5 cycle On: Last Read Comr + Read Latenc + BL/2 cycle + (See below tir	y nand y 0.5 cycle	Always Off	2
/BW _x	Always	On	Always Off	
К, /К	Always	On	Always Off	
Notes:1. Separate I/O devices are2. Common I/O devices are3. Renesas status: Option 2option 2, please contact	e R1QE, R1QF, R1QL 1 = Available, Option	., R1QM series. 2 = Possible. If ye	ou need devices w	<i>i</i> ith




Status	NOP	Read (B2)	Read (B2)	Read (B2)	Read (B2)	NOP	NOP	NOP	Write (B2)	Write (B2)	Write (B2)	Write (B2)	Read (B2)	Read (B2)		
К, /К	$\langle \Box C \rangle$	()	($\langle \rangle \rangle$		()	()	()	()	$\langle \rangle$				$\left(\right)$		<u> </u>
Command	{R	a)—{R			.d			{~	/e{v	/f}{\	/g{/	/h){F	Ri){F	×j)		
DQ				—Qa	QaQb	QbQc	QcQd	Qd —	{0	eXDeXC	ofXDfXD	g/Dg/C	h/Dh/-			Qi
DQ ODT	(I	Enablec			[[Disableo	 				Ena	bled			Disab	led

ODT on/off Timing Chart for R1QE series (DDR II+, Burst Length=2, Read Latency=2.5 cycle)

ODT on/off Timing Chart for R1QF series (DDR II+, Burst Length=4, Read Latency=2.5 cycle)



ODT on/off Timing Chart for R1QL series (DDR II+, Burst Length=2, Read Latency=2.0 cycle)



ODT on/off Timing Chart for R1QM series (DDR II+, Burst Length=4, Read Latency=2.0 cycle)

Status	NOP	Read (B4)	-	Read (B4)	-	NOP	NOP	Write (B4)	-	Write (B4)	-	Read (B4)	-	Read (B4)		
K, /K		()		$\langle \rangle \rangle$	()	()			()	()		()		()	()	
Command	R	a)	(F					/e	{	/g	(F	ki)	(F			
DQ				QaQa	QaQa			{C		eXDeXD	g/Dg/C	g/Dg/-		QiQi	QiQi	QKXQK
DQ ODT	Er	nabled			Disa	bled				Ena	bled			Di:	sabled	

Notes

1. ODT on/off switching timings are edge aligned with CQ or /CQ.



K Truth Table

Operation	К	/R	/W			D	or Q			
White Origina				Data in						
Write Cycle: Load address, input write data on two consecutive	↑	H*7	L*8		nput Jata	D(A+0)	D(A+1)	D(A+2)	D(A+3)	
K and /K rising edges					nput lock	K(t+1)↑	/K(t+1)↑	K(t+2)↑	/K(t+2)↑	
				Data o	ut					
Read Cycle: Load address, output		. *0			utput Jata	Q(A+0)	Q(A+1)	Q(A+2)	Q(A+3)	
read data on two consecutive C and /C	1	L*8	×	Input	RL*9=1.5	/C(t+1)↑	C(t+2)↑	/C(t+2)↑	C(t+3)↑	
rising edges				clock	RL=2.0	C(t+2)↑	/C(t+2)↑	C(t+3)↑	/C(t+3)↑	
				for Q	RL=2.5	/C(t+2)↑	C(t+3)↑	/C(t+3)↑	C(t+4)↑	
NOP (No operation)	1	Н	H $D = \times$ or $Q = High-Z$							
Standby (Clock stopped)	Stopped	×	×	Previous state						

Notes:

- 1. H: high level, L: low level, ×: don't care, ↑: rising edge.
- 2. Data inputs are registered at K and /K rising edges. Data outputs are delivered at C and /C rising edges, except if C and /C are high, then data outputs are delivered at K and /K rising edges.
- 3. /R and /W must meet setup/hold times around the rising edges (low to high) of K and are registered at the rising edge of K.
- 4. This device contains circuitry that will ensure the outputs will be in high-Z during power-up.
- 5. Refer to state diagram and timing diagrams for clarification.
- 6. When clocks are stopped, the following cases are recommended; the case of K = low, /K = high, C = low and /C = high, or the case of K = high, /K = low, C = high and /C = low. This condition is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.
- 7. If this signal was low to initiate the previous cycle, this signal becomes a "don't care" for this operation; however, it is strongly recommended that this signal be brought high, as shown in the truth table.
- 8. This signal was high on previous K clock rising edge. Initiating consecutive READ or WRITE operations on consecutive K clock rising edges is not permitted. The device will ignore the second request.
- 9. RL = Read Latency (unit = cycle).



Byte Write Truth Table (x 36)

Operation	K	/K	/BW0	/BW1	/BW2	/BW3
Write D0 to D35	1	-	L	L	L	L
	-	1	L	L	L	L
Write D0 to D8	1	-	L	Н	Н	Н
	-	1	L	Н	Н	Н
Write D9 to D17	1	-	Н	L	Н	Н
	-	1	Н	L	Н	Н
Write D18 to D26	1	-	Н	Н	L	Н
	-	1	Н	Н	L	Н
Write D27 to D35	1	-	Н	Н	Н	L
	-	1	Н	Н	Н	L
Write pathing	1	-	Н	Н	Н	Н
Write nothing	-	↑	Н	Н	Н	Н

Notes:

1. H: high level, L: low level, ↑: rising edge.

2. Assumes a WRITE cycle was initiated. /BWx can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

Byte Write Truth Table (x 18)

Operation	K	/K	/BW0	/BW1
Write D0 to D17	1	-	L	L
	-	1	L	L
Write D0 to D8	1	-	L	Н
	-	1	L	Н
Write D9 to D17	1	-	Н	L
	-	1	Н	L
	1	-	Н	Н
Write nothing	-	1	Н	Н

Notes:

1. H: high level, L: low level, ↑: rising edge.

2. Assumes a WRITE cycle was initiated. /BWx can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

Byte Write Truth Table (x9) Just Reference except R1Q2A7209 series

Operation	К	/ K	/BW
Write D0 to D8	1	-	L
	-	†	L
Write pothing	1	-	Н
Write nothing	-	1	Н


Notes:

1. H: high level, L: low level, ↑: rising edge.

2. Assumes a WRITE cycle was initiated. /BWx can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.



Bus Cycle State Diagram



Notes:

- The address is concatenated with two additional internal LSBs to facilitate burst operation. The address order is always fixed as: xxx...xxx+0, xxx...xxx+1, xxx...xxx+2, xxx...xxx+3. Bus cycle is terminated at the end of this sequence (burst count = 4).
- 2. Read and write state machines can be active simultaneously. Read and write cannot be simultaneously initiated. Read takes precedence.
- 3. State machine control timing sequence is controlled by K.



Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	Notes
Input voltage on any ball	V _{IN}	–0.5 to V _{DD} + 0.5 (2.5 V max.)	V	1, 4
Input/output voltage	V _{I/O}	–0.5 to V _{DDQ} + 0.5 (2.5 V max.)	V	1, 4
Core supply voltage	V _{DD}	-0.5 to 2.5	V	1, 4
Output supply voltage	V _{DDQ}	-0.5 to V _{DD}	V	1, 4
Junction temperature	Tj	+125 (max)	°C	5
Storage temperature	T _{STG}	–55 to +125	°C	

Notes:

1. All voltage is referenced to V_{SS}.

2. Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted the Operation Conditions. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

- 3. These CMOS memory circuits have been designed to meet the DC and AC specifications shown in the tables after thermal equilibrium has been established.
- 4. The following supply voltage application sequence is recommended: V_{SS} , V_{DD} , V_{DDQ} , V_{REF} then V_{IN} . Remember, according to the Absolute Maximum Ratings table, V_{DDQ} is not to exceed 2.5 V, whatever the instantaneous value of V_{DDQ} .
- 5. Some method of cooling or airflow should be considered in the system. (Especially for high frequency or ODT parts)

Parameter	Symbol	Min	Тур	Мах	Unit	Notes
Power supply voltage core	V _{DD}	1.7	1.8	1.9	V	1
Power supply voltage I/O	V _{DDQ}	1.4	1.5	V _{DD}	V	1, 2
Input reference voltage I/O	V _{REF}	0.68	0.75	0.95	V	3
Input high voltage	V _{IH (DC)}	V _{REF} + 0.1		V _{DDQ} + 0.3	V	1, 4, 5
Input low voltage	V _{IL (DC)}	-0.3		V _{REF} – 0.1	V	1, 4, 5

Recommended DC Operating Conditions

Notes:

- 1. At power-up, V_{DD} and V_{DDQ} are assumed to be a linear ramp from 0V to V_{DD} (min.) or V_{DDQ} (min.) within 200ms. During this time $V_{DDQ} < V_{DD}$ and $V_{IH} < V_{DDQ}$. During normal operation, V_{DDQ} must not exceed V_{DD} .
- 2. Please pay attention to Tj not to exceed the temperature shown in the absolute maximum ratings table due to current from V_{DDQ}.
- 3. Peak to peak AC component superimposed on V_{REF} may not exceed 5% of V_{REF} .
- 4. These are DC test criteria. The AC V_{\rm IH} / V_{\rm IL} levels are defined separately to measure timing parameters.
- $\begin{array}{ll} \text{5. Overshoot: } V_{\text{IH (AC)}} \leq V_{\text{DDQ}} + 0.5 \text{ V for } t \leq t_{\text{KHKH}}/2 \\ \text{Undershoot: } V_{\text{IL (AC)}} \geq -0.5 \text{ V for } t \leq t_{\text{KHKH}}/2 \\ \text{During normal operation, } V_{\text{IH(DC)}} \text{ must not exceed } V_{\text{DDQ}} \text{ and } V_{\text{IL(DC)}} \text{ must not be lower than } V_{\text{SS}}. \end{array}$

DC Characteristics

 $\begin{array}{ll} (Ta = & 0 \sim +70^{\circ}C @ R1Q*A****BG-**R** \text{ series}, & Ta = -40 \sim +85^{\circ}C @ R1Q*A****BG-**I** \text{ series}) \\ (V_{DD} = & 1.8V \pm 0.1V, V_{DDO} = & 1.5V, V_{REF} = & 0.75V) \end{array}$

Operating Supply Current (Write / Read)

Symbol = I_{DD} . Unit = mA. See Notes 1, 2 and 3 in the page after next.

	Eraguanov (max)							Q	DR II+	/ DDR	+		C	DR II	/ DDR	11
	uct e	st th	e) C	F	ie e	Frequency (max) (MHz)	533	500	450	400	375	333	333	300	250	200
No	Product Type	Burst Length	Latency (Cycle)	ODT	Organi- zation	Cycle Time (min) (ns)	1.875	2.00	2.22	2.50	2.66	3.00	3.00	3.30	4.00	5.00
						Part Number ↓ yy →	-19	-20	-22	-25	-27	-30	-30	-33	-40	-50
17	QDRII+	B4			x18	R1Q A A36 18 C B <mark>v- yy</mark>	1220	1160	1070							
18	QUINIT	54			x36	R1Q A A36 36 C B <mark>v- yy</mark>	1280	1220	1130							
20		B2	2.5	٩		R1Q B A36 18 C B <mark>v- yy</mark>	1030	990	920							
21 23	DDRII+		5	2		R1Q B A36 36 C B <mark>v- yy</mark>	1110	1060	990							
		B4				R1Q C A36 18 C B <mark>v- yy</mark>	820	790	750							
24		54				R1Q C A36 36 C B <mark>v- yy</mark>	880	850	800							
26	QDRII+	B4				R1Q D A36 18 C B <mark>v- yy</mark>	1220	1160	1070							
27	d D r d r					R1Q D A36 36 C B <mark>v- yy</mark>	1280	1220	1130							
29		B2	2.5	Yes		R1Q E A36 18 C B <mark>v- yy</mark>	1030	990	920							
30	DDRII+		5	≻		R1Q E A36 36 C B <mark>v- yy</mark>	1110	1060	990							
32		B4				R1Q F A36 18 C B <mark>v- yy</mark>	820	790	750							
33						R1Q F A36 36 C B <mark>v- yy</mark>	880	850	800							
35	QDRII+	B4			x18	R1Q G A36 18 C B <mark>v- yy</mark>				980						
36	QDI(II)	54				R1Q G A36 36 C B <mark>v- yy</mark>				1060						
38		B2	2.0	٩		R1Q H A36 18 C B <mark>v- yy</mark>				850						
39	DDRII+	02	7	2	x36	R1Q H A36 36 C B <mark>v- yy</mark>				910						
41	D DIAI	B4				R1Q J A36 18 C B <mark>v- yy</mark>				710						
42						R1Q J A36 36 C B <mark>v- yy</mark>				760						
44	QDRII+	B4				R1Q K A36 18 C B <mark>v- yy</mark>				980						
45		54				R1Q K A36 36 C B <mark>v- yy</mark>				1060						
47		B2	2.0	Yes		R1Q L A36 18 C B <mark>v- yy</mark>				850						
48	DDRII+	02	2	≻		R1Q L A36 36 C B <mark>v- yy</mark>				910						
50		B4				R1Q M A36 18 C B <mark>v- yy</mark>				710						
51		04			x36	R1Q M A36 36 C Bv- yy				760						

Notes:

1. "yy" represents the speed bin. "R1QAA3636CBG-20" can operate at 500 MHz(max) of frequency, for example.

2. "v" represents the package size. If "v" = "G" then size is 15×17 mm, and if "v" = "A" then 13×15 mm.



Standby Supply Current (NOP)

Symbol = I_{SB1} . Unit = mA. See Notes 2, 4 and 5 in the next page.

								Q	DR II+	DDR	+		0	DR II	/ DDR	II
	uct e	st th	e)	_	ie e	Frequency (max) (MHz)	533	500	450	400	375	333	333	300	250	200
No	Product Type	Burst Length	Latency (Cycle)	ODT	Organi- zation	(***/	1.875	2.00	2.22	2.50	2.66	3.00	3.00	3.30	4.00	5.00
						Part Number ↓ yy →	-19	-20	-22	-25	-27	-30	-30	-33	-40	-50
17	QDRII+	B4				R1Q A A36 18 C Bv- yy	870	830	780							
18	QDIAI.	54				R1Q A A36 36 C Bv- yy	910	870	810							
20		B2	2.5	Ŷ		R1Q B A36 18 C Bv- yy	870	840	780							
21	DDRII+		5	2		R1Q B A36 36 C Bv- yy	960	920	860							
23		B4				R1Q C A36 18 C B <mark>v- yy</mark>	690	660	630							
24						R1Q C A36 36 C B <mark>v- yy</mark>	730	710	670							
26	QDRII+	B4				R1Q D A36 18 C B <mark>v- yy</mark>	870	830	780							
27	d D T d T					R1Q D A36 36 C B <mark>v- yy</mark>	910	870	810							
29		B2	2.5	Yes		R1Q E A36 18 C B <mark>v- yy</mark>	870	840	780							
30 32	DDRII+		5	≻		R1Q E A36 36 C B <mark>v- yy</mark>	960	920	860							
		B4				R1Q F A36 18 C B <mark>v- yy</mark>	690	660	630							
33						R1Q F A36 36 C Bv- yy	730	710	670							
35	QDRII+	B4				R1Q G A36 18 C B <mark>v- yy</mark>				720						
36						R1Q G A36 36 C B <mark>v- yy</mark>				770						
38		B2	2.0	٩		R1Q H A36 18 C B <mark>v- yy</mark>				720						
39	DDRII+	02	7	~		R1Q H A36 36 C B <mark>v- yy</mark>				790						
41		B4				R1Q J A36 18 C B <mark>v- yy</mark>				590						
42						R1Q J A36 36 C Bv- yy				630						
44	QDRII+	B4				R1Q K A36 18 C B <mark>v- yy</mark>				720						
45	QDIAI.	54				R1Q K A36 36 C B <mark>v- yy</mark>				770						
47		B2	2.0	Yes		R1Q L A36 18 C B <mark>v- yy</mark>				720						
48	DDRII+	02	2	×		R1Q L A36 36 C B <mark>v- yy</mark>				790						
50	D DIGIT	B4				R1Q M A36 18 C B <mark>v- yy</mark>				590						
51		54			x36	R1Q M A36 36 C B <mark>v- yy</mark>				630						

Notes:

1. "yy" represents the speed bin. "R1QAA3636CBG-20" can operate at 500 MHz(max) of frequency, for example. 2. "v" represents the package size. If "v" = "G" then size is 15×17 mm, and if "v" = "A" then 13×15 mm.



Parameter	Symbol	Min	Мах	Unit	Test condition	Notes
Input leakage current	ILI	-2	2	μA		10
Output leakage current	I _{LO}	-5	5	μA		11
Output high voltage	V _{OH} (Low)	$V_{\text{DDQ}} - 0.2$	V _{DDQ}	V	$ I_{OH} \le 0.1 \text{ mA}$	8, 9
	V _{OH}	V _{DDQ} /2 - 0.12	V _{DDQ} /2 + 0.12	V	Note 6	8, 9
Output low voltage	V _{OL} (Low)	V _{ss}	0.2	V	$I_{OL} \le 0.1 \text{ mA}$	8, 9
	V _{OL}	V _{DDQ} /2 - 0.12	V _{DDQ} /2 + 0.12	V	Note 7	8, 9

Leakage Currents & Output Voltage

Notes:

1. All inputs (except ZQ, V_{REF}) are held at either V_{IH} or V_{IL} .

2. $I_{OUT} = 0 \text{ mA}$. $V_{DD} = V_{DD} \text{ max}$, $t_{KHKH} = t_{KHKH} \text{ min}$.

3. Operating supply currents (I_{DD}) are measured at 100% bus utilization. I_{DD} of QDR family is current of device with 100% write and 100% read cycle. I_{DD} of DDR family is current of device with 100% write cycle (if I_{DD} (Write) > I_{DD} (Read)) or 100% read cycle (if I_{DD} (Write) < I_{DD} (Read)).

4. All address / data inputs are static at either $V_{IN} > V_{IH}$ or $V_{IN} < V_{IL}$.

5. Reference value. (Condition = NOP currents are valid when entering NOP after all pending READ and WRITE cycles are completed.)

- 6. Outputs are impedance-controlled. $|I_{OH}| = (V_{DDQ}/2)/(RQ/5)$ for values of 175 $\Omega \le RQ \le 350 \Omega$.
- 7. Outputs are impedance-controlled. $I_{OL} = (V_{DDQ}/2)/(RQ/5)$ for values of 175 $\Omega \le RQ \le 350 \Omega$.
- 8. AC load current is higher than the shown DC values. AC I/O curves are available upon request.

9. HSTL outputs meet JEDEC HSTL Class I and Class II standards.

10. $0 \leq V_{\text{IN}} \leq V_{\text{DDQ}}$ for all input balls (except $V_{\text{REF}},$ ZQ, TCK, TMS, TDI ball).

If R1QD, R1QE, R1QF, R1QK, R1QL, R1QM, R1QP series, balls with ODT do not follow this spec. 11. $0 \le V_{OUT} \le V_{DDO}$ (except TDO ball), output disabled.



Thermal Resistance

Parameter	Symbol	Airflow	Тур	Unit	Test condition	Notes				
Junction to Ambient	θ _{JA}	1 m/s	11.0	°C/W		1				
Junction to Case	θ _{JC}	-	4.4	-C/W	EIA/JEDEC JESD51	I				
Notes:										
1. These parame	eters are o	calculated	l under th	e condi	tion. These are reference values.					
2. Tj = Ta + θ _{JA} >	< Pd									
$Tj = Tc + \theta_{JC}$	< Pd									
where										
Tj : juncti	on tempe	rature wh	en the de	vice ha	s achieved a steady-state					
after	applicatio	n of Pd (°	C)							
Ta : ambie	ent tempe	rature (°C	C)							
Tc: temp	erature of	external	surface o	f the pa	ckage or case (°C)					
θ _{JA} : thermal resistance from junction-to-ambient (°C/W)										
θ _{JC} : thermal resistance from junction-to-case (package) (°C/W)										
Pd : powe	r dissipati	on that p	roduced o	hange	n junction temperature (W) (cf.JES	D51-2A)				

Capacitance

 $(Ta = +25^{\circ}C, Frequency = 1.0MHz, V_{DD} = 1.8V, V_{DDQ} = 1.5V)$


Parameter	Symbol	Min	Тур	Max	Unit	Test condition	Notes
Input capacitance (SA, /R, /W, /BW, D(separate))	C _{IN}		4	5	pF	V _{IN} = 0 V	1, 2
Clock input capacitance (K, /K, C, /C)	C _{CLK}	—	4	5	pF	V _{CLK} = 0 V	1, 2
Output capacitance (Q(separate), DQ(common), CQ, /CQ)	C _{I/O}		5	6	pF	V _{I/O} = 0 V	1, 2
Notes:							

1. These parameters are sampled and not 100% tested.


2. Except JTAG (TCK, TMS, TDI, TDO) pins.

AC Test Conditions

Input waveform (Rise/fall time ≤ 0.3 ns)




Output waveform





Output load conditions



AC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	Notes					
Input high voltage	V _{IH (AC)}	V _{REF} + 0.2			V	1, 2, 3, 4					
Input low voltage											
Notes:											
1. All voltages referen During normal oper			V _{DD} .								
 These conditions ar Overshoot: V_{IH (AC)} Undershoot: V_{IL (AC} Control input signal less than t_{KHKH} (min 	$\leq V_{DDQ} + 0.5$ $) \geq -0.5 V$ for s may not have	V for $t \le t_{KHKH}/2$ $t \le t_{KHKH}/2$			erate a	t cycle rates					
4. To maintain a valid	level, the trar	nsitioning edge of	of the input	must:							
	 Sustain a constant slew rate from the current AC level through the target AC level, V_{IL (AC)} or V_{IH (AC)}. 										
b. Reach at least t	the target AC	level.									
c. After the AC tar	get level is re	ached, continue	e to maintai	in at least the ta	rget D	C level,					
$V_{IL (DC)}$ or $V_{IH (DC)}$:)-										



AC Characteristics (Read Latency = 2.5 cycle)

(Ta = $0 \sim +70^{\circ}$ C @ R1Q*A****BG-**R** series)

 $(Ta = -40 \sim +85^{\circ}C @ R1Q*A****BG-**I** series)$

 $(V_{DD} = 1.8V \pm 0.1V, V_{DDQ} = 1.5V, V_{REF} = 0.75V)$

D		-1	9	-2	20	-2	22	-2	25	-2	27	-3	30		
Parameter	Symbol	Min	Max	Unit	Notes										
Clock															
Average clock cycle time (K, /K)	t _{ĸнĸн}	1.875	4.00	2.00	4.00	2.22	4.00	2.50	4.00	2.66	4.00	3.00	4.00	ns	
Clock high time (K, /K)	t _{KHKL}	0.40		0.40		0.40		0.40		0.40		0.40	_	Cy- cle	
Clock low time (K, /K)	t _{KLKH}	0.40		0.40		0.40		0.40		0.40		0.40		Cy- cle	
Clock to /clock (K to /K)	t _{ĸн/ĸн}	0.425		0.425		0.425		0.425		0.425		0.425		Cy- cle	
/Clock to clock (/K to K)	t _{/ĸнĸн}	0.425		0.425		0.425		0.425		0.425		0.425		Cy- cle	
	_													_	
DLL/PLL Tin	ning	_				-				-			-		
Clock phase jitter (K, /K)	t _{KC} var		0.15		0.15		0.15		0.20		0.20		0.20	ns	3
Lock time (K)	$t_{\rm KC}$ lock	20		20		20		20		20		20		us	2
K static to DLL/PLL reset	t _{KC} reset	30		30		30		30		30		30		ns	7
Output Times															
K, /K high to output valid	t _{CHQV}		0.45		0.45		0.45		0.45		0.45		0.45	ns	
K, /K high to output hold	t _{CHQX}	-0.45		-0.45		-0.45		-0.45		-0.45		-0.45		ns	
K, /K high to echo clock valid	t _{CHCQV}		0.45		0.45		0.45		0.45		0.45		0.45	ns	
K, /K high to echo clock hold	t _{CHCQX}	-0.45		-0.45		-0.45		-0.45		-0.45		-0.45		ns	
CQ, /CQ high to output valid	t _{CQHQV}		0.15		0.15		0.15		0.20		0.20		0.20	ns	4, 7
CQ, /CQ high to output hold	t _{CQHQX}	-0.15		-0.15		-0.15		-0.20		-0.20		-0.20		ns	4, 7
K, /K high to output high-Z	t _{chqz}		0.45		0.45		0.45		0.45		0.45		0.45	ns	5, 6
K, /K high to output low-Z	t _{CHQX1}	-0.45		-0.45		-0.45		-0.45		-0.45		-0.45		ns	5
CQ high to QVLD valid	t _{QVLD}	-0.15	0.15	-0.15	0.15	-0.15	0.15	-0.20	0.20	-0.20	0.20	-0.20	0.20	ns	7



Parameter	Symbol	-1	9	-2	20	-2	22	-2	25	-2	27	-3	80	Unit	Notes
Parameter	Symbol	Min	Max	Unit	Notes										
Setup Times						-		_	_			_		_	
Address valid to	t _{AVKH} (QDRII+ B2)	_			_	—	_	—	—	_	_	—		ns	1, 8
K rising edge	t _{AVKH} (QDRII+ B4 & DDRII+)	0.30		0.33		0.40	_	0.40		0.40		0.40	_	115	1, 0
Control inputs valid to	t _{IVKH} (QDRII+ B2)				—		—		_	—	—		_	ns	1, 8
K rising edge	t _{IVKH} (QDRII+ B4 & DDRII+)	0.30		0.33		0.40		0.40		0.40		0.40	_		
Data-in valid to K, /K rising edge	t _{DVKH}	0.20		0.22	—	0.25	—	0.28	_	0.28	_	0.28	_	ns	1, 9
Hold Times															
K rising edge	t _{KHAX} (QDRII+ B2)													ns	1, 8
to address hold	t _{KHAX} (QDRII+ B4 & DDRII+)	0.30		0.33	_	0.40	_	0.40		0.40		0.40	_	115	1, 0
K rising edge to control inputs	t _{KHIX} (QDRII+ B2)				—		—		_	—	—		—	ns	1, 8
hold	t _{KHIX} (QDRII+ B4 & DDRII+)	0.30		0.33		0.40		0.40		0.40	_	0.40			
K, /K rising edge to data-in hold	t _{KHDX}	0.20		0.22		0.25	_	0.28		0.28		0.28		ns	1, 9

Notes:

1. This is a synchronous device. All addresses, data and control lines must meet the specified setup and hold times for all latching clock edges.

- V_{DD} and V_{DDQ} slew rate must be less than 0.1 V DC per 50 ns for DLL/PLL lock retention. DLL/PLL lock time begins once V_{DD}, V_{DDQ} and input clock are stable.
 It is recommended that the device is kept inactive during these cycles.
 This specification meets the QDR common spec. of 20 us.
- Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
- 4. Echo clock is very tightly controlled to data valid / data hold. By design, there is a ± 0.1 ns variation from echo clock to data. The datasheet parameters reflect tester guardbands and test setup variations.
- 5. Transitions are measured $\pm 100 \text{ mV}$ from steady-state voltage.
- 6. At any given voltage and temperature t_{CHQZ} is less than t_{CHQX1} and $t_{\text{CHQV}}.$
- 7. These parameters are sampled.
- t_{AVKH}, t_{IVKH}, t_{KHAX}, t_{KHIX} spec is determined by the actual frequency regardless of Part Number (Marking Name). The following is the spec for the actual frequency.
 0.30 ns for ≤533MHz & >500MHz
 0.33 ns for ≤500MHz & >450MHz
 - 0.40 ns for ≤450MHz & ≥250MHz
- t_{DVKH}, t_{KHDX} spec is determined by the actual frequency regardless of Part Number (Marking Name). The following is the spec for the actual frequency.
 - 0.20 ns for ≤533MHz & >500MHz
 - 0.22 ns for ≤500MHz & >450MHz
 - 0.25 ns for ≤450MHz & >400MHz 0.28 ns for ≤400MHz & ≥250MHz


Remarks:

- 1. Test conditions as specified with the output loading as shown in AC Test Conditions unless otherwise noted.
- 2. Control input signals may not be operated with pulse widths less than t_{KHKL} (min).
- 3. V_{DDQ} is +1.5 V DC. V_{REF} is +0.75 V DC.
- Control signals are /R, /W (QDR series), /LD, R-/W (DDR series), /BW, /BW0, /BW1, /BW2 and /BW3. Setup and hold times of /BWx signals must be the same as those of Data-in signals.



Timing Waveforms

Read and Write Timing (QDRII+, B4, Read Latency = 2.5 cycle)



1. Q00 refers to output from address A0+0. Q01 refers to output from the next internal burst address following A0, i.e., A0+1.

- 2. Outputs are disabled (high-Z) N clock cycle after the last read cycle. Here, N = Read Latency + Burst Length × 0.5.
- 3. In this example, if address A2 = A1, then data Q20 = D10, Q21 = D11. Write data is forwarded immediately as read results.
- 4. To control read and write operations, /BW signals must operate at the same timing as Data-in signals.

R10DS0158EJ0009



JTAG Specification

These products support a limited set of JTAG functions as in IEEE standard 1149.1.

Disabling the Test Access Port

It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfering with normal operation of the device, TCK must be tied to V_{ss} to preclude mid level inputs.

TDI and TMS are internally pulled up and may be unconnected, or may be connected to VDD through a pull up resistor.

TDO should be left unconnected.

Test Access Port (TAP) Pins

Symbol I/O	Pin assignments	Description	Notes					
тск	2R	Test clock input. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.						
TMS	10R	Test mode select. This is the command input for the TAP controller state machine.						
TDI	11R	Test data input. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction.						
TDO	1R	Test data output. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.						
Notes:	Notes:							
TMS	The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held high for five rising edges of TCK. The TAP controller state is also reset on SRAM POWER-UP.							



TAP DC Operating Characteristics

 $\begin{array}{ll} (Ta = & 0 \sim +70 \,^{\circ}\text{C} @ R1Q*A****BG-**R** \text{ series}) \\ (Ta = -40 \sim +85 \,^{\circ}\text{C} @ R1Q*A****BG-**I** \text{ series}) \\ (V_{\text{DD}} = 1.8V \pm 0.1V) \end{array}$

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Input high voltage	V _{IH}	+1.3	_	V _{DD} + 0.3	V	
Input low voltage	V _{IL}	-0.3		+0.5	V	
Input leakage current	I _{LI}	-5.0		+5.0	μA	$0~V \leq V_{IN} \leq V_{DD}$
Output leakage current	I _{LO}	-5.0	_	+5.0	μA	$\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq V_{\text{DD}}, \\ \text{output disabled} \end{array}$
Output low voltage	V _{OL1}		_	0.2	V	I _{OLC} = 100 μA
	V _{OL2}	_		0.4	V	I _{OLT} = 2 mA
Output high voltage	V _{OH1}	1.6			V	I _{OHC} = 100 μA
	V _{OH2}	1.4			V	I _{OHT} = 2 mA

Notes:

1. All voltages referenced to V_{SS} (GND).


2. At power-up, V_{DD} and V_{DDQ} are assumed to be a linear ramp from 0V to V_{DD} (min.) or V_{DDQ} (min.) within 200ms. During this time $V_{DDQ} < V_{DD}$ and $V_{IH} < V_{DDQ}$. During normal operation, V_{DDQ} must not exceed V_{DD} .




TAP AC Test Conditions

Parameter	Symbol	Conditions	Unit	Notes
Input timing measurement reference levels	V_{REF}	0.9	V	
Input pulse levels	V_{IL}, V_{IH}	0 to 1.8	V	
Input rise/fall time	tr, tf	≤ 1.0	ns	
Output timing measurement reference levels		0.9	V	
Test load termination supply voltage (V_{TT})		0.9	V	
Output load		See figures		


Input waveform



Output waveform



Output load condition



TAP AC Operating Characteristics


 $\begin{array}{ll} (Ta = & 0 \sim +70 \,^{\circ}\text{C} @ R1Q*A****BG-**R** \text{ series}) \\ (Ta = -40 \sim +85 \,^{\circ}\text{C} @ R1Q*A****BG-**I** \text{ series}) \\ (V_{\text{DD}} = & 1.8V \pm 0.1V) \end{array}$

Symbol	Min	Тур	Max	Unit	Notes
t _{THTH}	50	_	_	ns	
t _{THTL}	20			ns	
t _{TLTH}	20			ns	
	5			ns	
t _{THMX}	5	_		ns	
t _{cs}	5	_		ns	1
t _{CH}	5			ns	1
t _{DVTH}	5			ns	
t _{THDX}	5			ns	
	0			ns	
4			10	ns	
	$\frac{t_{THTH}}{t_{THTL}}$ $\frac{t_{TLTH}}{t_{MVTH}}$ $\frac{t_{CS}}{t_{CH}}$	t _{тнтн} 50 t _{тнтL} 20 t _{тLTH} 20 t _{MVTH} 5 t _{CS} 5 t _{CH} 5 t _{CH} 5 t _{DVTH} 5 t _{CH} 5 t _{THDX} 5 t _{TLOX} 0	t _{тнтн} 50 — t _{тнтL} 20 — t _{тLTH} 20 — t _{TLTH} 20 — t _{TLTH} 5 — t _{CS} 5 — t _{CS} 5 — t _{CH} 5 — t _{DVTH} 5 — t _{THDX} 5 — t _{TLQX} 0 —	t _{THTH} 50 — — t _{THTL} 20 — — t _{TLTH} 20 — — t _{TLTH} 5 — — t _{MVTH} 5 — — t _{CS} 5 — — t _{CH} 5 — — t _{DVTH} 5 — — t _{DVTH} 5 — — t _{THDX} 5 — — t _{TLQX} 0 — —	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Notes:

1. t_{CS} + t_{CH} defines the minimum pause in RAM I/O pad transitions to assure pad data capture.





TAP Controller Timing Diagram

Test Access Port Registers

Register name	Length	Symbol	Notes
Instruction register	3 bits	IR [2:0]	
Bypass register	1 bit	BP	
ID register	32 bits	ID [31:0]	
Boundary scan register	109 bits	BS [109:1]	



TAP Controller Instruction Set

IR2	IR1	IR0	Instruction	Description	Notes
0	0	0	EXTEST	The EXTEST instruction allows circuitry external to the component package to be tested. Boundary scan register cells at output balls are used to apply test vectors, while those at input balls capture test results. Typically, the first test vector to be applied using the EXTEST instruction will be shifted into the boundary scan register using the PRELOAD instruction. Thus, during the Update-IR state of EXTEST, the output driver is turned on and the PRELOAD data is driven onto the output balls.	1, 2, 3, 5
0	0	1	IDCODE	The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture-DR mode and places the ID register between the TDI and TDO balls in shift- DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.	
0	1	0	SAMPLE-Z	If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z), moving the TAP controller into the capture-DR state loads the data in the RAMs input into the boundary scan register, and the boundary scan register is connected between TDI and TDO when the TAP controller is moved to the shift-DR state.	3, 4, 5
0	1	1	RESERVED	The RESERVED instructions are not implemented but are reserved for future use. Do not use these instructions.	
1	0	0	SAMPLE (/PRELOAD)	When the SAMPLE instruction is loaded in the instruction register, moving the TAP controller into the capture-DR state loads the data in the RAMs input and I/O buffers into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to SAMPLE metastable input will not harm the device, repeatable results cannot be expected. Moving the controller to shift-DR state then places the boundary scan register between the TDI and TDO balls.	3, 5
1	0	1	RESERVED	-	
1	1	0	RESERVED	-	
1	1	1	BYPASS	The BYPASS instruction is loaded in the instruction register when the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.	
Not	<u></u>				

Notes:

- 1. Data in output register is not guaranteed if EXTEST instruction is loaded.
- 2. After performing EXTEST, power-up conditions are required in order to return part to normal operation.
- 3. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time (t_{CS} plus t_{CH}). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register.
- 4. Clock recovery initialization cycles are required after boundary scan.
- 5. For R1QD, R1QE, R1QF, R1QK, R1QL, R1QM, R1QP series, ODT is disabled in EXTEST, SAMPLE-Z or SAMPLE mode.



Boundary Scan Order

D '' //		S	ignal name	s			S	ignal name	es
Bit #	Ball ID	x9	x18	x36	Bit #	Ball ID	x9	x18	x36
1	6R	/C or NC or ODT	/C or NC or ODT	/C or NC or ODT	36	10E	D3	D6	D6
2	6P	C or QVLD	C or QVLD	C or QVLD	37	10D	NC	NC	D15
3	6N	SA	SA	SA	38	9E	NC	NC	Q15
4	7P	SA	SA	SA	39	10C	NC	Q7	Q7
5	7N	SA	SA	SA	40	11D	NC	D7	D7
6	7R	SA	SA	SA	41	9C	NC	NC	D16
7	8R	SA	SA	SA	42	9D	NC	NC	Q16
8	8P	SA	SA	SA	43	11B	Q4	Q8	Q8
9	9R	SA	SA	SA	44	11C	D4	D8	D8
10	11P	Q0	Q0	Q0	45	9B	NC	NC	D17
11	10P	D0	D0	D0	46	10B	NC	NC	Q17
12	10N	NC	NC	D9	47	11A	CQ	CQ	CQ
13	9P	NC	NC	Q9	48	10A	SA	NC	NC
14	10M	NC	Q1	Q1	49	9A	SA	SA	SA
15	11N	NC	D1	D1	50	8B	SA	SA	SA
16	9M	NC	NC	D10	51	7C	SA	SA	SA
17	9N	NC	NC	Q10	52	6C	NC	NC	NC
18	11L	Q1	Q2	Q2	53	8A	/R	/R	/R
19	11M	D1	D2	D2	54	7A	NC	NC	/BW1
20	9L	NC	NC	D11	55	7B	/BW	/BW0	/BW0
21	10L	NC	NC	Q11	56	6B	К	K	К
22	11K	NC	Q3	Q3	57	6A	/K	/K	/K
23	10K	NC	D3	D3	58	5B	NC	NC	/BW3
24	9J	NC	NC	D12	59	5A	NC	/BW1	/BW2
25	9K	NC	NC	Q12	60	4A	/W	/W	/W
26	10J	Q2	Q4	Q4	61	5C	SA	SA	SA
27	11J	D2	D4	D4	62	4B	SA	SA	SA
28	11H	ZQ	ZQ	ZQ	63	3A	SA	SA	NC
29	10G	NC	NC	D13	64	2A	NC	NC	NC
30	9G	NC	NC	Q13	65	1A	/CQ	/CQ	/CQ
31	11F	NC	Q5	Q5	66	2B	NC	Q9	Q18
32	11G	NC	D5	D5	67	3B	NC	D9	D18
33	9F	NC	NC	D14	68	1C	NC	NC	D27
34	10F	NC	NC	Q14	69	1B	NC	NC	Q27
35	11E	Q3	Q6	Q6	70	3D	NC	Q10	Q19



Boundary Scan Order

Bit #	Ball ID	S	ignal name	S	Bit #	Ball ID	S	ignal name	S
DIL #		x9	x18	x36	DIL #	Dall ID	x9	x18	x36
71	3C	NC	D10	D19	91	2L	Q7	Q15	Q24
72	1D	NC	NC	D28	92	3L	D7	D15	D24
73	2C	NC	NC	Q28	93	1M	NC	NC	D33
74	3E	Q5	Q11	Q20	94	1L	NC	NC	Q33
75	2D	D5	D11	D20	95	3N	NC	Q16	Q25
76	2E	NC	NC	D29	96	3M	NC	D16	D25
77	1E	NC	NC	Q29	97	1N	NC	NC	D34
78	2F	NC	Q12	Q21	98	2M	NC	NC	Q34
79	3F	NC	D12	D21	99	3P	Q8	Q17	Q26
80	1G	NC	NC	D30	100	2N	D8	D17	D26
81	1F	NC	NC	Q30	101	2P	NC	NC	D35
82	3G	Q6	Q13	Q22	102	1P	NC	NC	Q35
83	2G	D6	D13	D22	103	3R	SA	SA	SA
84	1H	/DOFF	/DOFF	/DOFF	104	4R	SA	SA	SA
85	1J	NC	NC	D31	105	4P	SA	SA	SA
86	2J	NC	NC	Q31	106	5P	SA	SA	SA
87	3K	NC	Q14	Q23	107	5N	SA	SA	SA
88	3J	NC	D14	D23	108	5R	SA	SA	SA
89	2K	NC	NC	D32	109		INTER- NAL	INTER- NAL	INTER- NAL
90	1K	NC	NC	Q32					—

Notes:

In boundary scan mode,


1. Clock balls (K, /K, C, /C) are referenced to each other and must be at opposite logic levels for reliable operation.

2. CQ and /CQ data are synchronized to the respective C and /C (except EXTEST, SAMPLE-Z).


 If C and /C tied high, CQ is generated with respect to K and /CQ is generated with respect to /K (except EXTEST, SAMPLE-Z).



ID Register



TAP Controller State Diagram




The value adjacent to each state transition in this figure represents the signal present at TMS at the time of a rising edge at TCK.


No matter what the original state of the controller, it will enter Test-Logic-Reset when TMS is held high for at least five rising edges of TCK.

RENESAS

Package Dimensions and Marking Information

Both Pb parts and Pb-free parts are available.







Revision History (1)

Rev.	Date	#	Comment
Rev. 0. 00a	'08.10.08	1	Initial issue.
Rev. 0. 00b	'08.10.09	1	Corrected typos in "DC Characteristics": VOH/VOL= VDDQ/2±1.12 \rightarrow ±0.12.
Rev. 0. 00c	' 08. 11. 19	1	Added "Speed Bin Table".
	00.11.10	'	Added "ODT timing chart" to QDRII+ and DDRII+ series.
		1	Corrected typos in "General Description": ODT pin = Q0∼Qn → D0∼Dn.
Rev. 0. 00d	'08.11.28	2	Updated "Recommended DC Operating Conditions": Vref =0.68 \sim 0.95V \rightarrow 0.7 \sim
			0.8V (II+ series).
	00 12 07		Added comment to "Thermal Resistance" section: These are reference values.
<u>Rev. 0. 00e</u>	00.12.07		Added "Generation Number Table".
		1	Changed Marking Name in "Part Number Definition Table".
		2	Added marking information to "Package Dimension Information" section.
Rev. 0. 00 f _1	' 09, 02, 09		Corrected ODT On/Off timing in "ODT pin" table.
-1	00.02.00	4	Updated minimum frequency of QDRII+ and DDRII+ series.
		5	Changed pin name in "Pin Arrangement" of DDRII+ series: SAO/SA1 \rightarrow NC.
			Added the row to "K Truth Table": RL=2.0 and RL=2.5.
			Updated SET-UP cycles: + series DLL lock time = 20us \rightarrow 2048 cycle.
Rev. 0. 00g -1	' 00 02 24	2	Added comment to "ODT on/off Timing Chart" section: ODT on/off switching
-1	03.02.24	-	timings are edge aligned with CQ or /CQ.
	-		Updated "Thermal Resistance".
<u>Rev. 0. 00h</u>	<u>' 09. 03. 04</u>	1	Added "-50" speed bin to QDR B2 x18/x36 series.
Rev. 0. 00 i	' 09. 06. 15		Updated "Package Dimensions": Mass=0. $7 \rightarrow 0.6g$, A(max)=1. $46 \rightarrow 1.4mm$.
		Z	Updated "Operating/Standby Supply Currents".
	' 00 10 PF	1	Added comment to "Power-up and Initialization Sequence" section: Apply Vref
Rev. 0. 01a	09.10.25	_	after Vddq or at the same time as Vddq.
			<u>Updated "Speed Bin Table".</u> Added "Renesas QDR SRAM Homepage URL" to notes of front page.
			Updated "Power-up and Initialization Sequence".
			Updated "DLL Constraints".
Rev. 0. 02a	' 10. 02. 01	4	Updated "Operating Supply Current" and "Standby Supply Current"
			Updated "Thermal Resistance".
			Changed remarks of "AC Characteristics" on "Control signals".
			Changed company name, RENESAS logo and base color from those of Renesas
		1	Technology to Renesas Electronics.
Rev. 0. 03a	' 10. 04. 01	2	Changed vender name marking in "Package Dimensions and Marking Information"
		2	section.
			Added "A" generation to 72M series.
		1	Changed the pin description for NC pin.
Rev. 0. 04a	10.06.10	2	Changed note 4 of "TAP Controller Instruction Set": "Clock recovery
		1	initialization cycles are required after boundary scan″ Changed Vdda range of LL, poriog: Vdda=1 E+0 1V → 1 4V or Vdd
Rev. 0. 05a	' 10. 06. 25	2	Changed Vddq range of II+ series: Vddq=1.5 \pm 0.1V \rightarrow 1.4V \sim Vdd. Added Note.8 and Note.9 to AC Characteristics table for II+ series.
Nev. U. UJA	10.00.23	2	Updated Speed Bin Table for 144M.
		1	Added Note. 2 to Generation Number Table.
Rev. 0. 05b	' 10. 07. 02	2	Updated Speed Bin Table for 36M and 72M.
D 0.05	1 10 07 01	7	Updated Operating Supply Current and Standby Supply Current Table for 36M
Rev. 0. 05c	' 10. 07. 24	1	and 72M.
	10 00 20	1	Changed Initialization Sequence: Initial cycle of II+ series = 2048cycles
Rev. 0. 06a	' 10. 09. 20		→ 20us.
Rev. 0. 07a	' 10. 10. 06	1	Added Note.9 to AC Characteristics table for 11 series.
		1	Updated AC Characteristics for the series of RL=2.0.
			Updated Speed Bin Table for 72M/36M/144M.
		3	Added R1QNA, R1QPA series to 144M QDR lineup.
	10 10 00		Changed JTAG/ID Register (ID Code):
Rev. 0. 07b	IU. IU. JU		#27="0": 36M&72M w/o ODT, 144M, 288M
		4	″1″: 36M&72M w∕ ODT #23=″0″: 144M&288M w∕o ODT, 36M,72M
			#23= 0 . 144M&288M W/0 OD1, 36M,72M "1": 144M&288M w/ ODT
			$\#(26, 25, 24) = [100] \rightarrow [101] (144M), [101] \rightarrow [110] (288M).$
L			#\{20, 23, 24)- 100 → 101 (144M), 101 → 110 (200M).



Revision History (2)

Rev.	Date	#	Comment
		1	Added Note.7 to tQVLD in AC Characteristics table for II+ series.
	11. 05. 23		Changed description of tQVLD in AC Characteristics table for RL=2 series:
Pov 0 092		2	CQ high to QVLD valid \rightarrow /CQ high to QVLD valid.
Rev. 0. 00a		3	Updated Remarks 4 of AC Characteristics table.
		4	Updated tKHKH(max) in AC Characteristics table for QDRII+ B2 series.
		5	Added 13 x15 mm package lineup to 36M ll+ & 72M ll/ll+ series.
		1	Updated "Package Dimensions" for 13 x15 mm package.
Rev. 0. 08b	11 07 17	2	Updated "Thermal Resistance" for 13 x15 mm package.
Nev. 0. 000	UOU 11. U/. 1/		Changed Title: "Ordering Informaion" → "Part Number Definition"、"Speed
		J	Bin Table″→ ″Renesas **M QDR/DDR SRAM Lineup″
Rev. 0. 09a	' 11. 09. 14	1	Updated Specification for ODT Option 2.



Renesas Electronics Corporation Headquarters: Nippon Bldg., 2-6-2, Ote-machi, Chiyoda-ku, Tokyo 100-0004, Japan

NOTES:

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. 1. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Reness shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples. You should not use the products or the technology described in this document for the purpose of military applications such as the development of 2
- 3. weapons of mass destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current
- 4. as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website
- 5.
- (http://www.renesas.com) Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document. When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the applicability of such information to the intended application. Renesas makes no representations, warranties or guaranties regarding the 6 suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information
- in this document or Renesas products. The products described in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). The products are not designed, manufactured, tested or warranted for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and reliability such as safety systems, or equipment or systems for transportation and traffic, healthcare, 7 combustion control, aerospace and aeronautics, nuclear power, or undersea communication transmission. Unintended usage of the products shall be made at the customer's own risk. Renesas shall have no liability for damages arising out of the uses set forth above. Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:
- 8
 - (1) artificial life support devices or systems(2) surgical implantations

(3) healthcare intervention (e.g., excision, administration of medication, etc.)

- (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 (4) any other purposes that pose a direct threat to human life Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Electronics Corp., its affiliated companies and their officers, directors, and employees against any and all damages arising out of such applications.
 You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
 Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions.
- 9.
- 10. of failure at a certain rate and malfunctions under certain use conditions. Please be sure to implement safety measures to guard against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any
- and software including but not infinited to redundancy, the control and manufaction prevention, appropriate treatment for aging degradation of any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas. 11.
- 13. Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.



Renesas Sales Offices

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.

7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2886-9318, Fax: +852 2886-9022/9044

http://www.renesas.com

Renesas Electronics Taiwan Co., Ltd.

7F, No. 363 Fu Shing North Road, Taipei, Taiwan, R.O.C. Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, JIn Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141

© 2011 Renesas Electronics Corporation. All rights reserved.



