


1. General Description

The GMS80C501 contains a non-volatile 8K x 8 read-only program memory, a volatile 256 x 8 read/write data memory, four ports, three 16-bit timers/counters a six-source two-priority-level interrupt structure, and a serial port.

The GMS80C301 is identical, except that it lacks the program memory on chip (ROM). Therefore the term GMS80C501 refers to both versions within this specification unless otherwise noted.

2. Feature

- Fully compatible to standard 8051 microcontroller
- Versions for 12/24/40 MHz operating frequency
- 8K x 8 ROM (GMS80C501 only)
- 256 x 8 RAM
- Four 8-bit ports
- Three 16-bit Timers/Counters (Timer 2 with Up/Down Counter feature)
- USART
- Six interrupt sources, two priority levels
- Power Saving Modes
- P-DIP-40, P-LCC-44, and P-MQFP-44 package
- Temperature ranges: $T_A = 0^{\circ}\text{C} \sim 70^{\circ}\text{C}$




The GMS80C501/301 described in this document is compatible with the standard 80C52/32 and can be used for all present standard 80C52/32 applications.

Ordering Information

Type	Package	Description (8-Bit CMOS microcontroller)
GMS80C501 GMS80C501-PL GMS80C501-Q	P-DIP-40 P-LCC-44 P-MQFP-44	with mask-programmable ROM 12 MHz
GMS80C301 GMS80C301-PL GMS80C301-Q	P-DIP-40 P-LCC-44 P-MQFP-44	for external memory 12MHz
GMS80C501-24 GMS80C501-24-PL GMS80C501-24-Q	P-DIP-40 P-LCC-44 P-MQFP-44	with mask-programmable ROM 24 MHz
GMS80C301-24 GMS80C301-24-PL GMS80C301-24-Q	P-DIP-40 P-LCC-44 P-MQFP-44	for external memory 24MHz
GMS80C501-40 GMS80C501-40-PL GMS80C501-40-Q	P-DIP-40 P-LCC-44 P-MQFP-44	with mask-programmable ROM 40MHz
GMS80C301-40 GMS80C301-40-PL GMS80C301-40-Q	P-DIP-40 P-LCC-44 P-MQFP-44	for external memory 40MHz

**Pin Configuration
(top view)**

(P-LCC-44)




**Pin Configuration
(top view)**

(P-DIP-40)


T2/P1.0	1	40	Vcc
T2EX/P1.1	2	39	P0.0/AD0
P1.2	3	38	P0.1/AD1
P1.3	4	37	P0.2/AD2
P1.4	5	36	P0.3/AD3
P1.5	6	35	P0.4/AD4
P1.6	7	34	P0.5/AD5
P1.7	8	33	P0.6/AD6
RESET	9	32	P0.7/AD7
RxD/P3.0	10	31	EA
TxD/P3.1	11	30	ALE
INT0/P3.2	12	29	PSEN
INT1/P3.3	13	28	P2.7/A15
T0/P3.4	14	27	P2.6/A14
T1/P3.5	15	26	P2.5/A13
WR/P3.6	16	25	P2.4/A12
RD/P3.7	17	24	P2.3/A11
XTAL2	18	23	P2.2/A10
XTAL1	19	22	P2.1/A9
Vss	20	21	P2.0/A8


GMS80C501



**Pin Configuration
(top view)**

(P-MQFP-44)



**Logic Symbol**

Pin Definitions and Functions

Symbol	Pin Number			I/O*)	Function						
	P-LCC-44	P-DIP-40	P-MQFP-44								
P1.0 - P1.7	2-9	1-8	40-44, 1-3,	I/O	<p>Port1 is a bidirectional I/O port with internal pull-up resistors. Port 1 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 1 pins being externally pulled low will source current (I_L, in the DC characteristics) because of the internal pull-up resistors. Port 1 also contains the timer 2 pins as secondary function. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate.</p> <p>The secondary functions are assigned to the pins of port 1, as follows:</p> <table> <tr> <td>P1.0</td> <td>T2</td> <td>Input to counter 2</td> </tr> <tr> <td>P1.1</td> <td>T2EX</td> <td>Capture - Reload trigger of timer 2 / Up-Down count</td> </tr> </table>	P1.0	T2	Input to counter 2	P1.1	T2EX	Capture - Reload trigger of timer 2 / Up-Down count
P1.0	T2	Input to counter 2									
P1.1	T2EX	Capture - Reload trigger of timer 2 / Up-Down count									

*) I = Input
O = Output

Pin Definitions and Functions (cont'd)

Symbol	Pin Number			I/O [*]	Function
	P-LCC-44	P-DIP-40	P-MQFP-44		
P3.0 - P3.7	11, 13-19	10-17	5, 7-13	I/O	Port 3 is a bidirectional I/O port with internal pull-up resistors. Port 3 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state they can be used as inputs. As inputs, port 3 pins being externally pulled low will source current. (I_{IL} in the DC characteristics) because of the internal pull-up resistors. Port 3 also contains the interrupt, timer, serial port 0 and external memory strobe pins which are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate.
	11	10	5		The secondary functions are assigned to the pins of port 3, as follows:
	13	11	7		P3.0 RxD receiver data input (asynchronous) or data input output(synchronous) of serial interface 0
	14	12	8		P3.1 TxD transmitter data output (asynchronous) or clock output (synchronous) of the serial interface 0
	15	13	9		P3.2 INT0 interrupt 0 input/timer 0 gate control
	16	14	10		P3.3 INT1 interrupt 1 input/timer 1 gate control
	17	15	11		P3.4 T0 counter 0 input
	18	16	12		P3.5 T1 counter 1 input
	19	17	13		P3.6 WR the write control signal latches the data byte from port 0 into the external data memory
					P3.7 RD the read control signal enables the external data memory to port 0
XTAL2	20	18	14	-	XTAL2 Output of the inverting oscillator amplifier.

^{*}) I = Input
O = Output

Pin Definitions and Functions (cont'd)

Symbol	Pin Number			I/O*)	Function
	P-LCC-44	P-DIP-40	P-MQFP-44		
XTAL1	21	19	15	-	XTAL1 Input to the inverting oscillator amplifier and input to the internal clock generator circuits. To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is divided down by a divide-by-two flip-flop. Minimum and maximum high and low times as well as rise fall times specified in the AC characteristics must be observed.
P2.0-P2.7	24-31	21-28	18-25	I/O	Port2 is a bidirectional I/O port with internal pull-up resistors. Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state they can be used as inputs. As inputs, port 2 pins being externally pulled low will source current(I_L , in the DC characteristics) because of the internal pull-up resistors. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses(MOVX @DPTR). In this application it uses strong internal pull-up resistors when issuing 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 issues the contents of the P2 special function register.
PSEN	32	29	26	O	The Program Store Enable output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periods except during external data memory accesses. Remains high during internal program execution.

*) I = Input
O = Output

Pin Definitions and Functions (cont'd)

Symbol	Pin Number			I/O*)	Function
	P-LCC-44	P-DIP-40	P-MQFP-44		
RESET	10	9	4	I	RESET A high level on this pin for two machine cycles while the oscillator is running resets the device. An internal diffused resistor to Vss permits power-on reset using only an external capacitor to Vcc.
ALE	33	30	27	O	The Address Latch Enable output is used for latching the low-byte of the address into external memory during normal operation. It is activated every six oscillator periods except during an external data memory access
EA	35	31	29	I	External Access Enable When held at high level, instructions are fetched from the internal ROM (GMS80C501 only) when the PC is less than 2000H. When held at low level, the GMS80C501 fetches all instructions from external program memory. For the GMS80C301 this pin must be tied low.
P0.0 - P0.7	43-36	39-32	37-30	I/O	Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float, and in that state can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program or data memory. In this application it uses strong internal pull-up resistors when issuing 1s. Port 0 also outputs the code bytes during program verification in the GMS80C501. External pull-up resistors are required during program verification
Vss	22	20	16	-	Circuit ground potential
Vcc	44	40	38	-	Supply terminal for all operating modes
N.C.	1, 12 23, 34	-	6, 17, 28, 39	-	No connection

*) I = Input
O = Output

Functional Description

The GMS80C501/301 is fully compatible to the standard 8051 microcontroller family.

It is compatible with the general 80C52/32. While maintaining all architectural and operational characteristics of the general 80C52/32 the GMS80C501/301 incorporates some enhancements in the Timer2 Unit.

Figure 1 shows a block diagram of the GMS80C501/301




Figure 1
Block Diagram of the GMS80C501/301

CPU

The GMS80C501/301 is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in its bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44% one-byte, 41% two-byte, and 15% three-byte instructions. With a 12 MHz crystal, 58% of the instructions are executed in 1.0 μ s. 24MHz : 500ns, 40MHz : 300ns).

Special Function Register PSW

Bit No.	MSB								LSB
	7	6	5	4	3	2	1	0	PSW
Addr. D0H	CY	AC	F0	RS1	RS0	OV	F1	P	

Bit	Function	
CY	Carry Flag	
AC	Auxiliary Carry Flag (for BCD operations)	
F0	General Purpose Flag	
RS1 RS0	Register Bank select control bits 0 0 Bank 0 selected, data address 00H - 07H 0 1 Bank 1 selected, data address 08H - 0FH 1 0 Bank 2 selected, data address 10H - 17H 1 1 Bank 3 selected, data address 18H - 1FH	
OV	Overflow Flag	
F1	General Purpose Flag	
P	Parity Flag Set/cleared by hardware each instruction cycle to indicate an odd/even number of "one" bits in the accumulator, i.e. even parity.	

Reset value of PSW is 00H.

Special Function Registers

All registers, except the program counter and the four general purpose register banks, reside in the special function register area.

The 27 special function registers (SFR) include pointers and registers that provide an interface between the CPU and the other on-chip peripherals. There are also 128 directly addressable bits within the SFR area.

All SFRs are listed in **table 1**, **table 2**, and **table 3**.

In **table 1** they are organized in numeric order of their addresses. In **table 2** they are organized in groups which refer to the functional blocks of the GMS80C501/301. **Table 3** illustrates the contents of the SFRs.

Table 1

Special Function Registers In Numeric Order of their Addresses

Address	Register	Contents after Reset	Address	Register	Contents after Reset
80H	P0 ¹⁾	FFH	98H	SCON ¹⁾	00H ₂₎
81H	SP	07H	99H	SBUF	XXH ₂₎
82H	DPL	00H	9AH	reserved	XXH ₂₎
83H	DPH	00H	9BH	reserved	XXH ₂₎
84H	reserved	XXH ₂₎	9CH	reserved	XXH ₂₎
85H	reserved	XXH ₂₎	9DH	reserved	XXH ₂₎
86H	reserved	XXH ₂₎	9EH	reserved	XXH ₂₎
87H	PCON	0XXX000B ²⁾	9FH	reserved	XXH ₂₎
88H	TCON ¹⁾	00H	A0H	P2 ¹⁾	FFH ₂₎
89H	TMOD	00H	A1H	reserved	XXH ₂₎
8AH	TL0	00H	A2H	reserved	XXH ₂₎
8BH	TL1	00H	A3H	reserved	XXH ₂₎
8CH	TH0	00H	A4H	reserved	XXH ₂₎
8DH	TH1	00H	A5H	reserved	XXH ₂₎
8EH	reserved	XXH ₂₎	A6H	reserved	XXH ₂₎
8FH	reserved	XXH ₂₎	A7H	reserved	XXH ₂₎
90H	P1 ¹⁾	FFH	A8H	IE ¹⁾	0X000000B ₂₎
91H	reserved	00H	A9H	reserved	XXH ₂₎
92H	reserved	XXH ₂₎	AAH	reserved	XXH ₂₎
93H	reserved	XXH ₂₎	ABH	reserved	XXH ₂₎
94H	reserved	XXH ₂₎	ACH	reserved	XXH ₂₎
95H	reserved	XXH ₂₎	ADH	reserved	XXH ₂₎
96H	reserved	XXH ₂₎	AEH	reserved	XXH ₂₎
97H	reserved	XXH ₂₎	AFH	reserved	XXH ₂₎

¹⁾ Bit-addressable Special Function Register

²⁾ X means that the value is indeterminate and the location is reserved

¹⁾ Bit-addressable Special Function Register

²⁾ X means that the value is indeterminate and the location is reserved

Table 1
Special Function Registers In Numeric Order of their Addresses (cont'd)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
B0H	P3 ¹⁾	FFH	D8H	reserved	XXH ²⁾
B1H	reserved	XXH ²⁾	D9H	reserved	XXH ²⁾
B2H	reserved	XXH ²⁾	DAH	reserved	XXH ²⁾
B3H	reserved	XXH ²⁾	DBH	reserved	XXH ²⁾
B4H	reserved	XXH ²⁾	DCH	reserved	XXH ²⁾
B5H	reserved	XXH ²⁾	DDH	reserved	XXH ²⁾
B6H	reserved	XXH ²⁾	DEH	reserved	XXH ²⁾
B7H	reserved	XXH ²⁾	DFH	reserved	XXH ²⁾
B8H	IP ¹⁾	XX000000B ²⁾	E0H	ACC ¹⁾	00H
B9H	reserved	XXH ²⁾	E1H	reserved	XXH ²⁾
BAH	reserved	XXH ²⁾	E2H	reserved	XXH ²⁾
BBH	reserved	XXH ²⁾	E3H	reserved	XXH ²⁾
BCH	reserved	XXH ²⁾	E4H	reserved	XXH ²⁾
BDH	reserved	XXH ²⁾	E5H	reserved	XXH ²⁾
BEH	reserved	XXH ²⁾	E6H	reserved	XXH ²⁾
BFH	reserved	XXH ²⁾	E7H	reserved	XXH ²⁾
C0H	reserved	XXH ²⁾	E8H	reserved	XXH ²⁾
C1H	reserved	XXH ²⁾	E9H	reserved	XXH ²⁾
C2H	reserved	XXH ²⁾	EAH	reserved	XXH ²⁾
C3H	reserved	XXH ²⁾	EBH	reserved	XXH ²⁾
C4H	reserved	XXH ²⁾	ECH	reserved	XXH ²⁾
C5H	reserved	XXH ²⁾	EDH	reserved	XXH ²⁾
C6H	reserved	XXH ²⁾	EEH	reserved	XXH ²⁾
C7H	reserved	XXH ²⁾	EFH	reserved	XXH ²⁾
C8H	T2CON	00H	F0H	B ¹⁾	00H
C9H	T2MOD	XXXXXXXX0B ²⁾	F1H	reserved	XXH ²⁾
CAH	RC2L	00H	F2H	reserved	XXH ²⁾
CBH	RC2H	00H	F3H	reserved	XXH ²⁾
CCH	TL2	00H	F4H	reserved	XXH ²⁾
CDH	TH2	00H	F5H	reserved	XXH ²⁾
CEH	reserved	XXH ²⁾	F6H	reserved	XXH ²⁾
CFH	reserved	XXH ²⁾	F7H	reserved	XXH ²⁾
C0H	PSW ¹⁾	00H	F8H	reserved	XXH ²⁾
C1H	reserved	XXH ²⁾	F9H	reserved	XXH ²⁾
C2H	reserved	XXH ²⁾	FAH	reserved	XXH ²⁾
C3H	reserved	XXH ²⁾	FBH	reserved	XXH ²⁾
C4H	reserved	XXH ²⁾	FCH	reserved	XXH ²⁾
C5H	reserved	XXH ²⁾	FDH	reserved	XXH ²⁾
C6H	reserved	XXH ²⁾	FEH	reserved	XXH ²⁾
C7H	reserved	XXH ²⁾	FFH	reserved	XXH ²⁾

Table 2
Special Function Registers - Functional Blocks

Block	Symbol	Name	Address	Contents after Reset
CPU	ACC	Accumulator	E0H ¹⁾	00H
	B	B-Register	F0H ¹⁾	00H
	DPH	Data Pointer, High Byte	83H	00H
	DPL	Data Pointer, Low Byte	82H	00H
	PSW	Program Status Word Register	D0H ¹⁾	00H
	SP	Stack Pointer	81H	07H
Interrupt System	IE	Interrupt Enable Register	A8H ¹⁾	0X000000B ²⁾
	IP	Interrupt Priority Register	B8H ¹⁾	XX000000B ²⁾
Ports	P0	Port 0	80H ¹⁾	FFH
	P1	Port 1	90H ¹⁾	XXH ³⁾
	P2	port 2	A0H ¹⁾	FFH
	P3	Port 3	B0H ¹⁾	FFH
Serial Channels	PCON ²⁾	Power Control Register	87H	0XXX0000B ²⁾
	SBUF	Serial Channel Buffer Reg.	99H	XXH ³⁾
	SCON	Serial Channel 0 Control Reg.	98H ¹⁾	00H
Timer 0 / Timer 1	TCON	Timer 0/1 Control Register	88H ¹⁾	00H
	TH0	Timer 0, High Byte	8CH	00H
	TH1	Timer 1, High Byte	8DH	00H
	TL0	Timer 0, Low Byte	8AH	00H
	TL1	Timer 1, Low Byte	8BH	00H
	TMOD	Timer Mode Register	89H	00H
Timer 2	T2CON	Timer 2 Control Register	C8H ¹⁾	00H
	T2MOD	Timer 2 Mode Register	C9H	00H
	RC2H	Timer 2 Reload Capture Reg., High Byte	CBH	00H
	RC2L	Timer 2 Reload Capture Reg., Low Byte	CAH	00H
	TH2	Timer 2, High Byte	CDH	00H
	TL2	Timer 2, Low Byte	CCH	00H
Pow Sav Modes	PCON	Power Control Register	87H	0XXX0000B ²⁾

¹⁾ Bit-addressable Special Function register²⁾ This special function register is listed repeatedly since some bit of it also belong to other functional blocks³⁾ X means that the value is indeterminate and the location is reserved

Table 3
Contents of SFRs, SFRs In Numeric Order

Address	Register
80H	P0
81H	SP
82H	DPL
83H	DPH
87H	PCON
88H	TCON
89H	TMOD
8AH	TL0
8BH	TL1
8CH	TH0
8DH	TH1
90H	P1
98H	SCON
99H	SBUF
A0H	P2
A8H	IE
B0H	P3
B8H	IP
C8H	T2CON
C9H	T2MOD

Bit7	6	5	4	3	2	1	0
SMOD	-	-	-	GF1	GF0	PDE	IDLE
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
GATE	C/T	M1	M0	GATE	C/T	M1	M0
SM0	SM1	SM2	REN	TB8	RB8	TI	RI
EA	-	ET2	ES	ET1	EX1	ET0	EX0
-	-	PT2	PS	PT1	PX1	PT0	PX0
TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
-	-	-	-	-	-	-	DCEN

 SFR bit and byte addressable


 SFR not bit addressable

- : = this bit location is reserved

Table 3
Contents of SFRs, SFRs In Numeric Order (cont'd)

Address	Register
CAH	RC2L
CBH	RC2H
CCH	TL2
CDH	TH2
D0H	PSW
E0H	ACC
F0H	B

Bit7	6	5	4	3	2	1	0
CY	AC	F0	RS1	RS0	OV	F1	P

 SFR bit and byte addressable

 SFR not bit addressable

- : = this bit location is reserved

Timer / Counter 0 and 1


Timer/Counter 0 and 1 can be used in four operating modes as listed in table 4:

Table 4**Timer/Counter 0 and 1 Operating Modes**

Mode	Description	TMOD				Input Clock	
		Gate	C/T	M1	M0	internal	external (max)
0	8-bit timer/counter with a divide-by-32 prescaler	X	X	0	0	fosc/ 12×32	fosc/ 24×32
1	16-bit timer/counter	X	X	0	1	fosc/ 12	fosc/ 24
2	8-bit timer/counter with 8-bit autoreload	X	X	1	0	fosc/ 12	fosc/ 24
3	Timer/counter 0 used as one 8-bit timer/counter and one 8-bit timer Timer 1 stops	X	X	1	1	fosc/ 12	fosc/ 23

In the "timer" function ($C/T = '0'$) the register is incremented every machine cycle. therefore the count rate is $fosc/12$.

In the "counter" function the register is incremented in response to a 1-to-0 transition at its corresponding external input pin (P3.4/T0, P3.5/T1). Since it takes two machine cycles to detect a falling edge the max. count rate is $fosc/24$. External inputs INT0 and INT1 (P3.2, P3.3) can be programmed to function as a gate to facilitate pulse width measurements. Figure 2 illustrates the input clock logic.

**Figure 2****Timer/Counter 0 and 1 Input Clock Logic**

Timer 2

Timer 2 is a 16-bit timer/Counter with an up/down count feature. It can operate either as timer or as an event counter which is selected by bit C/T2 (T2CON.1). It has three operating modes as shown in **table 5**.

Table 5.
Timer/Counter 2 Operating Modes

Mode	T2CON			T2MOD	T2CON	P1.1/ T2E X	Remarks	Input Clock	
	R × CLK or T × CLK	CP/ RL2	TR2					Internal	external (P1.0/T2)
16-bit Auto- reload	0	0	1	DCEN	0	X	Reload upon overflow	fosc/ 12	max fosc/ 24
	0	0	1		0	↓	Reload trigger (falling edge)		
	0	0	1		1	0	Down counting		
	0	0	1		1	1	Up counting		
16-bit Cap- ture	0	1	1	X	0	X	16 bit Timer/ Counter (only up-counting)	fosc/ 12	max fosc/ 24
	0	1	1	X	1	↓	Capture TH2, TL2 + RC2H, RC2L		
Baud Rate Gen- erator	1	X	1	X	0	X	No overflow interrupt request (TF2)	fosc/ 2	max fosc/ 24
	1	X	1	X	1	↓	Extra external interrupt ("Timer 2")		
off	X	X	0	X	X	X	Timer 2 stops	-	-

Note : ↓ = falling edge

Serial Interface (USART)

The serial port is full duplex and can operate in four modes (one synchronous mode, three asynchronous modes) as illustrated in **table 6**. The possible baud rates can be calculated using the formulas given in **table 7**.

Table 6
USART Operating Modes

Mode	SCON		Baud rate	Description
	SM0	SM1		
0	0	0	fosc/ 12	Serial data enters and exits through RxD. TxD outputs the shift clock. 8-bit are transmitted/received (LSB first)
1	0	1	Timer 1/2 overflow rate	8-bit UART 10 bits are transmitted (through TxD) or received (RxD)
2	1	0	fosc/ 32 or fosc/ 64	9-bit UART 11bits are transmitted (TxD) or received (RxD)
3	1	1	Timer 1/2 overflow rate	9-bit UART Like mode 2 except the variable baud rate

Table 7
Formulas for Calculating Baud rates

Baud Rate derived from	Interface Mode	Baud rate
Oscillator	0 2	$fosc/ 12$ $(2^{SMOD} \times fosc) / 64$
Timer 1 (16-bit timer) (8-bit timer with 8-bit autoreload)	1,3 1,3	$(2^{SMOD} \times \text{timer 1 overflow rate}) / 32$ $(2^{SMOD} \times fosc) / (32 \times 12 \times (256 - TH1))$
Timer2	1,3	$fosc / (32 \times (65536 - (RC2H, RC2L)))$

Interrupt System

The GMS80C501/301 provides 6 interrupt sources with two priority levels. Figure 3 gives a general overview of the interrupt sources and illustrates the request and control flags.




Figure 3
Interrupt Request Sources

Table 8**Interrupt Sources and their Corresponding Interrupt Vectors**

Source (Request Flags)	Vector	Vector Address
IE0	External interrupt 0	0003H
TF0	Timer 0 interrupt	000BH
IE1	External interrupt 1	0013H
TF1	Timer 1 interrupt	001BH
RI + TI	Serial port interrupt	0023H
TF2 + EXF2	Timer 2 interrupt	002BH

A low-priority interrupt can itself be interrupted by a high-priority interrupt, but not by another low priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

If two requests of different priority level are received simultaneously, the request of higher priority is serviced. If requests of the same priority are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence as shown in table 9.

Table 9**Interrupt Priority-Within-Level**

Interrupt Source		Priority
External Interrupt 0,	IE0	High
Timer 0 Interrupt,	TF0	
External Interrupt 1,	IE1	
Timer 1 Interrupt,	TF1	
Serial Channel,	RI + TI	
Timer 2 Interrupt	TF2 + EXF2	Low

Power Saving Modes

Two power down modes are available, the Idle Mode and Power Down Mode.

The bits PDE and IDLE of the register PCON select the Power Down mode or the Idle mode, respectively. If the Power Down mode and the Idle mode are set at the same time, the Power Down mode takes precedence. Table 10 gives a general overview of the power saving modes.

Table 10
Power Saving Modes Overview

Mode	Entering Instruction Example	Leaving by	Remarks
Idle mode	ORL PCON, #01H	- enabled interrupt - Hardware Reset	CPU is gated off CPU status registers maintain their data. Peripherals are active
Power-down Mode	ORL PCON, #02H	Hardware Reset	Oscillator is stopped, contents of on-chip RAM and SFR's are maintained (leaving Power Down Mode means redefinition of SFR contents).

In the Power Down mode of operation, Vcc can be reduced to minimize power consumption. It must be ensured, however, that Vcc is not reduced before the Power Down mode is invoked, and that Vcc is restored to its normal operating level, before the Power Down mode is terminated. The reset signal that terminates the Power down mode also restarts the oscillator. The reset should not be activated before Vcc is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize (similar to power-on reset).

Absolute Maximum Ratings

Ambient temperature under bias (T_A)	-40 to + 85°C
Storage temperature (T_{ST})	-65 to + 150 °C
Voltage on V_{CC} pins with respect to ground (V_{SS})	-0.5 V to 6.5 V
Voltage on any pin with respect to ground (V_{SS})	-0.5 to $V_{CC} + 0.5$ V
Input current on any pin during overload condition	-10 mA to + 10 mA
Absolute sum of all input currents during overload condition	100 mA
Power dissipation	TBD

Note : *Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions ($V_{IN} > V_{CC}$ or $V_{IN} < V_{SS}$) the Voltage on V_{CC} pins with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.*

DC Characteristics $V_{CC} = 5 \text{ V} + 10\%, - 15\%$; $V_{SS} = 0 \text{ V}$; $T_A = 0^\circ\text{C}$ to 70°C

for the GMS80C501/301

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Input low voltage (except EA, RESET)	V_{IL}	-0.5	0.2 V_{CC} - 0.1	V	-
Input low voltage (\bar{EA})	V_{IL1}	-0.5	0.2 V_{CC} - 0.3	V	-
Input low voltage (RESET)	V_{IL2}	-0.5	0.2 V_{CC} + 0.1	V	-
Input high voltage (except XTAL1, EA, RESET)	V_{IH}	0.2 V_{CC} + 0.9	V_{CC} + 0.5	V	-
Input high voltage to XTAL1	V_{IH1}	0.7 V_{CC}	V_{CC} + 0.5	V	-
Input high voltage to \bar{EA}, RESET	V_{IH2}	0.6 V_{CC}	V_{CC} + 0.5	V	-
Output low voltage (ports 1, 2, 3)	V_{OL}	-	0.45	V	$I_{OL} = 1.6 \text{ mA}^1)$
Output high voltage (port 0, ALE, PSEN)	V_{OL1}	-	0.45	V	$I_{OL} = 3.2 \text{ mA}^1)$
Output high voltage (ports 1, 2, 3)	V_{OH}	2.4 0.9 V_{CC}	- -	V	$I_{OH} = -80 \mu\text{A}$, $I_{OH} = -10 \mu\text{A}$
Output high voltage (port 0 in external bus mode, ALE, PSEN)	V_{OH1}	2.4 0.9 V_{CC}	- -	V	$I_{OH} = -800 \mu\text{A}^2)$, $I_{OH} = -80 \mu\text{A}^2)$
Logic 0 input current (ports 1, 2, 3)	I_{IL}	-10	-50	μA	$V_{IN} = 0.45 \text{ V}$
Logical 1-to-0 transition current (ports 1, 2, 3)	I_{IL}	-65	-650	μA	$V_{IN} = 2 \text{ V}$
Input leakage current (port 0, EA)	I_{LI}	-	± 1	μA	$0.45 < V_{IN} < V_{CC}$
Pin capacitance	C_{IO}	-	10	pF	$f_C = 1 \text{ MHz}$ $T_A = 25^\circ\text{C}$
Power supply current: Active mode, 12MHz ⁶⁾ Idle mode, 12MHz ⁶⁾ Active mode, 24 MHz ⁶⁾ Idle mode, 24MHz ⁶⁾ Active mode, 40 MHz ⁶⁾ Idle mode, 40 MHz ⁶⁾ Power Down Mode	I_{CC}	-	21	mA	$V_{CC} = 5 \text{ V}$, ⁴⁾
	I_{CC}	-	4.8	mA	$V_{CC} = 5 \text{ V}$, ⁵⁾
	I_{CC}	-	36.2	mA	$V_{CC} = 5 \text{ V}$, ⁴⁾
	I_{CC}	-	8.2	mA	$V_{CC} = 5 \text{ V}$, ⁵⁾
	I_{CC}	-	56.5	mA	$V_{CC} = 5 \text{ V}$, ⁴⁾
	I_{CC}	-	12.5	mA	$V_{CC} = 5 \text{ V}$, ⁵⁾
	I_PD	-	50	mA	$V_{CC} = 2 \dots 5.5 \text{ V}^3)$

- 1) Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL} of ALE and port 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading > 100pF), the noise pulse on ALE line may exceed 0.8V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.
- 2) Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall below the 0.9 V_{CC} specification when the address lines are stabilizing.
- 3) I_{PD} (Power Down Mode) is measured under following conditions:
 $EA = Port0 = V_{CC}$; RESET = V_{SS} ; XTAL2 = N.C.; XTAL1 = V_{SS} ; all other pins are disconnected.
- 4) I_{CC} (active mode) is measured with:
XTAL1 driven with t_{CLCH} , $t_{CHCL} = 5\text{ns}$, $V_{IL} = V_{SS} + 0.5\text{V}$, $V_{IH} = V_{CC} - 0.5\text{V}$; XTAL2 = N.C.;
 $EA = Port0 = RESET = V_{CC}$; all other pins are disconnected. I_{CC} would be slightly higher if a crystal oscillator is used (appr. 1mA).
- 5) I_{CC} (idle mode) is measured with all output pins disconnected and with all peripherals disabled;
XTAL1 driven with t_{CLCH} , $t_{CHCL} = 5\text{ns}$, $V_{IL} = V_{SS} + 0.5\text{V}$, $V_{IH} = V_{CC} - 0.5\text{V}$; XTAL2 = N.C.;
RESET = $\overline{EA} = V_{SS}$; Port0 = V_{CC} ; all other pins are disconnected;
- 6) $I_{CC \max}$ at other frequencies is given by:
active mode: $I_{CC} = 1.27 \times f_{osc} + 5.73$
idle mode: $I_{CC} = 0.28 \times f_{osc} + 1.45$
where f_{osc} is the oscillator frequency in MHz. I_{CC} values are given in mA and measured at $V_{CC} = 5\text{V}$.

AC Characteristics for GMS80C501/301 $V_{CC} = 5V \pm 10\%$, -15% ; $V_{SS} = 0V$ $T_A = 0^\circ C$ to $70^\circ C$

for the GMS80C501/301

(C_L for port 0, ALE and PSEN outputs = 100 pF; C_L for all other outputs = 80 pF)**Program Memory Characteristics**

Parameter	Symbol	Limit Values				Unit	
		12 MHz Clock		Variable Clock 1/t _{CLCL} = 3.5 MHz to 12 MHz			
		min.	max.	min.	max.		
ALE pulse width	t _{LHLL}	127	-	2t _{CLCL} - 40	-	ns	
Address setup to ALE	t _{AVLL}	43	-	t _{CLCL} - 40	-	ns	
Address hold after ALE	t _{LLAX}	30	-	t _{CLCL} - 53	-	ns	
ALE low to valid instr in	t _{LLIV}	-	233	-	4t _{CLCL} - 100	ns	
ALE to PSEN	t _{LLPL}	58	-	t _{CLCL} - 25	-	ns	
PSEN pulse width	t _{PLPH}	215	-	3t _{CLCL} - 35	-	ns	
PSEN to valid instr in	t _{PLIV}	-	150	-	3t _{CLCL} - 100	ns	
Input instruction hold after PSEN	t _{PXIX}	0	-	0	-	ns	
Input instruction float after PSEN	t _{PXIZ})	-	63	-	t _{CLCL} - 20	ns	
Address valid after PSEN	t _{PXAV})	75	-	t _{CLCL} - 8	-	ns	
Address to valid instr in	t _{AVIV}	-	302	-	5t _{CLCL} - 115	ns	
Address float to PSEN	t _{AZPL}	0	-	0	-	ns	

- *) Interfacing the GMS80C501/301 to devices with float times up to 75 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

AC Characteristics for GMS80C501/301

External Data Memory Characteristics

Parameter	Symbol	Limit Values				Unit	
		12 MHz Clock		Variable Clock $1/t_{CLCL} = 3.5 \text{ MHz to } 12 \text{ MHz}$			
		min.	max.	min.	max.		
RD pulse width	t_{RLRH}	400	-	$6t_{CLCL} - 100$	-	ns	
WR pulse width	t_{WLWH}	400	-	$6t_{CLCL} - 100$	-	ns	
Address hold after ALE	t_{LLAX2}	30	-	$t_{CLCL} - 53$	-	ns	
RD to valid data in	t_{RLDV}	-	252	-	$5t_{CLCL} - 165$	ns	
Data hold after RD	t_{RHDX}	0	-	0	-	ns	
Data float after RD	t_{RHDZ}	-	97	-	$2t_{CLCL} - 70$	ns	
ALE to valid data in	t_{LLDV}	-	517	-	$8t_{CLCL} - 150$	ns	
Address to valid data in	t_{AVDV}	-	585	-	$9t_{CLCL} - 165$	ns	
ALE to WR or RD	t_{LLWL}	200	300	$3t_{CLCL} - 50$	$3t_{CLCL} + 50$	ns	
Address valid to WR or RD	t_{AVWL}	203	-	$4t_{CLCL} - 130$	-	ns	
WR or RD high to ALE high	t_{WHLH}	43	123	$t_{CLCL} - 40$	$t_{CLCL} + 40$	ns	
Data valid to WR transition	t_{QVWX}	33	-	$t_{CLCL} - 50$	-	ns	
Data setup before WR	t_{QVWH}	433	-	$7t_{CLCL} - 150$	-	ns	
Data hold after WR	t_{WHOQX}	33	-	$t_{CLCL} - 50$	-	ns	
Address float after RD	t_{RLAZ}	-	0	-	0	ns	

External Clock Drive

Parameter	Symbol	Limit Values		Unit	
		Variable Clock Freq. = 3.5 MHz to 12 MHz			
		min.	max.		
Oscillator period	t_{CLCL}	83.3	285.7	ns	
High time	t_{CHCX}	20	$t_{CLCL} - t_{CLCX}$	ns	
Low time	t_{CLCX}	20	$t_{CLCL} - t_{CHCX}$	ns	
Rise time	t_{CLCH}	-	20	ns	
Fall time	t_{CHCL}	-	20	ns	

AC Characteristics for GMS80C501-24/301-24 $V_{CC} = 5V \pm 10\%, -15\%; V_{SS} = 0V$ $T_A = 0^\circ C \text{ to } 70^\circ C$

for the GMS80C501-24/301-24

(C_L for port 0, ALE and PSEN outputs = 100 pF; C_L for all other outputs = 80 pF)**Program Memory characteristics**

Parameter	Symbol	Limit Values				Unit	
		24 MHz Clock		Variable Clock 1/t _{CLCL} = 3.5 MHz to 24 MHz			
		min.	max.	min.	max.		
ALE pulse width	t _{HLL}	43	-	2t _{CLCL} - 40	-	ns	
Address setup to ALE	t _{AVLL}	17	-	t _{CLCL} - 25	-	ns	
Address hold after ALE	t _{LLAX}	17	-	t _{CLCL} - 25	-	ns	
ALE low to valid instr in	t _{LLIV}	-	80	-	4t _{CLCL} - 87	ns	
ALE to PSEN	t _{LLPL}	22	-	t _{CLCL} - 20	-	ns	
PSEN pulse width	t _{PLPH}	95	-	3t _{CLCL} - 30	-	ns	
PSEN to valid instr in	t _{PLIV}	-	60	-	3t _{CLCL} - 65	ns	
Input instruction hold after PSEN	t _{PXIX}	0	-	0	-	ns	
Input instruction float after PSEN	t _{PXIZ} ^{*)}	-	32	-	t _{CLCL} - 10	ns	
Address valid after PSEN	t _{PXAV} ^{*)}	37	-	t _{CLCL} - 5	-	ns	
Address to valid instr in	t _{AVIV}	-	148	-	5t _{CLCL} - 60	ns	
Address float to PSEN	t _{AZPL}	0	-	0	-	ns	

- * Interfacing the GMS80C501/301 to devices with float times up to 35 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

AC characteristics for GMS80C501-24/C301-24

External Data Memory Characteristics

Parameter	Symbol	Limit Values				Unit	
		24 MHz Clock		Variable Clock 1/tCLCL = 3.5 MHz to 24 MHz			
		min.	max.	min.	max.		
RD pulse width	tRLRH	180	-	6tCLCL - 70	-	ns	
WR pulse width	tWLWH	180	-	6tCLCL - 70	-	ns	
Address hold after ALE	tLAX2	15	-	tCLCL - 27	-	ns	
RD to valid data in	tRLDV	-	118	-	5tCLCL - 90	ns	
Data hold after RD	tRHDX	0	-	0	-	ns	
Data float after RD	tRHDZ	-	63	-	2tCLCL - 20	ns	
ALE to valid data in	tLLDV	-	200	-	8tCLCL - 133	ns	
Address to valid data in	tAVDV	-	220	-	9tCLCL - 155	ns	
ALE to WR or RD	tLLWL	75	175	3tCLCL - 50	3tCLCL + 50	ns	
Address valid to WR or RD	tAVWL	67	-	4tCLCL - 97	-	ns	
WR or RD high to ALE high	tWHLH	17	67	tCLCL - 25	tCLCL + 25	ns	
Data valid to WR transition	tQVWX	5	-	tCLCL - 37	-	ns	
Data setup before WR	tQVWH	170	-	7tCLCL - 122	-	ns	
Data hold after WR	tWHQX	15	-	tCLCL - 27	-	ns	
Address float after RD	tRLAZ	-	0	-	0	ns	

External Clock Drive

Parameter	Symbol	Limit Values		Unit	
		Variable Clock Freq. = 3.5 MHz to 24 MHz			
		min.	max.		
Oscillator period	tCLCL	41.7	285.7	ns	
High time	tCHCX	12	tCLCL - tCLCX	ns	
Low time	tCLCX	12	tCLCL - tCHCX	ns	
Rise time	tCLCH	-	12	ns	
Fall time	tCHCL	-	12	ns	

AC Characteristics for GMS80C501-40/301-40**Advance Information** $V_{CC} = 5V \pm 10\%, -15\%; V_{SS} = 0V$ $T_A = 0^\circ C \text{ to } 70^\circ C$

for the GMS80C501-40/301-40

(C_L for port 0, ALE and PSEN outputs = 100pF; C_L for all other outputs = 80pF)**Program Memory Characteristics**

Parameter	Symbol	Limit Values				Unit	
		40 MHz Clock		Variable Clock $1/t_{CLCL} = 3.5 \text{ MHz to } 40 \text{ MHz}$			
		min.	max.	min.	max.		
ALE pulse width	t _{LHLL}	35	-	2t _{CLCL} - 15	-	ns	
Address setup to ALE	t _{AVLL}	10	-	t _{CLCL} - 15	-	ns	
Address hold after ALE	t _{LLAX}	10	-	t _{CLCL} - 15	-	ns	
ALE low to valid instr in	t _{LLIV}	-	55	-	4t _{CLCL} - 45	ns	
ALE to PSEN	t _{LLPL}	10	-	t _{CLCL} - 15	-	ns	
PSEN pulse width	t _{PLPH}	60	-	3t _{CLCL} - 15	-	ns	
PSEN to valid instr in	t _{PLIV}	-	25	-	3t _{CLCL} - 50	ns	
Input instruction hold after PSEN	t _{PXIX}	0	-	0	-	ns	
Input instruction float after PSEN	t _{PXIZ} ¹⁾	-	15	-	t _{CLCL} - 10	ns	
Address valid after PSEN	t _{PXAV} ¹⁾	20	-	t _{CLCL} - 5	-	ns	
Address to valid instr in	t _{AVIV}	-	65	-	5t _{CLCL} - 60	ns	
Address float to PSEN	t _{AZPL}	-5	-	-5	-	ns	

¹⁾) Interfacing the GMS80C501/301 to devices with float times up to 35 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.

AC Characteristics for GMS80C501-40/301-40 (cont'd)

Advance Information

External Data Memory Characteristics

Parameter	Symbol	Limit Values				Unit	
		40 MHz Clock		Variable Clock 1/tCLCL = 3.5 MHz to 40 MHz			
		min.	max.	min.	max.		
RD pulse width	tRLRH	120	-	6tCLCL - 30	-	ns	
WR pulse width	tWLWH	120	-	6tCLCL - 30	-	ns	
Address hold after ALE	tLLAX2	10	-	2tCLCL - 15	-	ns	
RD to valid data in	tRLDV	-	75	-	5tCLCL - 50	ns	
Data hold after RD	tRHDX	0	-	0	-	ns	
Data float after RD	tRHDZ	-	38	-	2tCLCL - 12	ns	
ALE to valid data in	tLLDV	-	150	-	8tCLCL - 50	ns	
Address to valid data in	tAVDV	-	150	-	9tCLCL - 75	ns	
ALE to WR or RD	tLLWL	60	90	3tCLCL - 15	3tCLCL + 15	ns	
Address valid to WR or RD	tAVWL	70	-	4tCLCL - 30	-	ns	
WR or RD high to ALE high	tWHLH	10	40	tCLCL - 15	tCLCL + 15	ns	
Data valid to WR transition	tQVWX	5	-	tCLCL - 20	-	ns	
Data setup before WR	tQVWH	125	-	7tCLCL - 50	-	ns	
Data hold after WR	tWHQX	5	-	tCLCL - 20	-	ns	
Address float after RD	tRLAZ	-	0	-	0	ns	

Advance Information**External Clock Drive**

Parameter	Symbol	Limit Values		Unit	
		Variable Clock Freq. = 3.5 MHz to 40 MHz			
		min.	max.		
Oscillator period	t_{CLCL}	25	285.7	ns	
High time	t_{CHCX}	10	$t_{CLCL} - t_{CLCX}$	ns	
Low time	t_{CLCX}	10	$t_{CLCL} - t_{CHCX}$	ns	
Rise time	t_{CLCH}	-	10	ns	
Fall time	t_{CHCL}	-	10	ns	




Figure4
Program Memory Read Cycle




Figure 5
Data Memory Read Cycle




Figure 6
Data Memory Write Cycle

ROM Verification Characteristics for GMS80C301

ROM Verification Mode 1

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Address to valid data	t_{AVQV}	-	48 t_{CLCL}	ns
ENABLE to valid data	t_{ELQV}	-	48 t_{CLCL}	ns
Data float after ENABLE	t_{HQZ}	0	48 t_{CLCL}	ns
Oscillator frequency	$1/t_{CLCL}$	4	6	MHz






Figure 7
ROM Verification Mode 1



AC Inputs during testing are driven at $V_{CC} - 0.5V$ for a logic '1' and $0.45V$ for a logic '0'. Timing measurements are made at $V_{IH\min}$ for a logic '1' and $V_{IL\max}$ for a logic '0'.

Figure 8

AC Testing : Input, Output Waveforms



For timing purposes a port pin is no longer floating when a 100mV change from load voltage occurs and begins to float when a 100mV change from the loaded V_{OH} / V_{OL} level occurs.

$$I_{OL} / I_{OH} \geq 20\text{mA}.$$

Figure 9

AC Testing : Float Waveforms




Figure 10

External Clock Cycle





Figure 11
Recommended Oscillator Circuits

Package Outlines**Plastic Package, P-LCC-44-SMD
(Plastic Leaded Chip-Carrier)****SMD = Surface Mounted Device**







Figure 11
Recommended Oscillator Circuits

Package Outlines**SMD = Surface Mounted Device**

Plastic Package, P-DIP-40
(Plastic Dual in-Line Package)



Dimensions in mm

Package Outlines**Plastic Package, P-MQFP-44 (SMD)
(Plastic Metric Quad Flat Package)**

1) Does not include plastic or metal protrusions of 0.25 max per side

Dimensions in mm

SMD = Surface Mounted Device