

SRAM MODULE

16K x 32 SRAM

FEATURES

- High speed: 10*, 15, 20, 25 and 35ns
- High-performance, low-power, CMOS double-metal process
- Single +5V $\pm 10\%$ power supply
- Easy memory expansion with $\overline{CE}$ and $\overline{OE}$ functions
- Low profile
- All inputs and outputs are TTL compatible
- Industry standard pinout
- Upgradable with 64K x 32, 128K x 32 and 256K x 32 modules

OPTIONS

- Timing
 - 10ns access
 - 15ns access
 - 20ns access
 - 25ns access
 - 35ns access
- Packages
 - 64-pin SIMM
 - 64-pin ZIP
- 2V data retention
- Part Number Example: MT8S1632M-10 L

MARKING

-10*
-15
-20
-25
-35

M
Z

L

*Preliminary

GENERAL DESCRIPTION

The MT8S1632 is a high-speed SRAM memory module containing 16,384 words organized in a x32-bit configuration. The module consists of eight 16K x 4 fast static RAMs mounted on a 64-pin, double-sided, FR4-printed circuit board.

Data is written into the SRAM memory when write enable ($\overline{WE}$) and chip enable ($\overline{CE}$) inputs are both LOW. Reading is accomplished when $\overline{WE}$ remains HIGH and $\overline{CE}$ and output enable ($\overline{OE}$) are LOW. $\overline{CE}$ can set the output in High-Z for additional flexibility in system design, and memory expansion is accomplished by use of the $\overline{OE}$ and $\overline{CE}$ functions.


PD0 and PD1 identify the module's density, allowing interchangeable use of alternate-density, industry stan-

PIN ASSIGNMENT (Top View)

64-Pin SIMM (SG-1)



64-Pin ZIP (SH-2)




PIN #	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL	PIN#	SYMBOL
1	Vss	17	A2	33	CE4	49	A4
2	PD0	18	A9	34	CE3	50	A11
3	PD1	19	DQ13	35	NC	51	A5
4	DQ1	20	DQ5	36	NC	52	A12
5	DQ9	21	DQ14	37	$\overline{OE}$	53	Vcc
6	DQ2	22	DQ6	38	Vss	54	A13
7	DQ10	23	DQ15	39	DQ25	55	A6
8	DQ3	24	DQ7	40	DQ17	56	DQ21
9	DQ11	25	DQ16	41	DQ26	57	DQ29
10	DQ4	26	DQ8	42	DQ18	58	DQ22
11	DQ12	27	Vss	43	DQ27	59	DQ30
12	Vcc	28	$\overline{WE}$	44	DQ19	60	DQ23
13	A0	29	NC	45	DQ28	61	DQ31
14	A7	30	NC	46	DQ20	62	DQ24
15	A1	31	CE2	47	A3	63	DQ32
16	A8	32	CE1	48	A10	64	Vss

SRAM MODULE

dard modules. Four chip enable inputs, ($\overline{CE1}$, $\overline{CE2}$, $\overline{CE3}$ and $\overline{CE4}$), are used to enable the module's 4 bytes independently.

The Micron SRAM family uses a high-speed, low-power CMOS design in a four-transistor memory cell featuring double-layer metal, double-layer polysilicon technology. All module components may be powered from a single +5V supply and all inputs and outputs are fully TTL compatible. The "L" option offers reduced-voltage operation for systems with low standby power requirements.

FUNCTIONAL BLOCK DIAGRAM

TRUTH TABLE

MODE	$\overline{OE}$	$\overline{CE}$	$\overline{WE}$	DQ	POWER
STANDBY	X	H	X	HIGH-Z	STANDBY
READ	L	L	H	Q	ACTIVE
READ	H	L	H	HIGH-Z	ACTIVE
WRITE	X	L	L	D	ACTIVE

ABSOLUTE MAXIMUM RATINGS*

Voltage on V _{CC} Supply Relative to V _{SS}	-1V to +7V
Storage Temperature	-55°C to +125°C
Power Dissipation	8W
Short Circuit Output Current	50mA
Voltage on any pin relative to V _{SS}	-1V to V _{CC} +1V

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(0°C ≤ T_A ≤ 70°C; V_{CC} = 5V ±10%)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		V _{IH}	2.2	V _{CC} +1	V	1
Input Low (Logic 0) Voltage		V _{IL}	-0.5	0.8	V	1, 2
Input Leakage Current	0V ≤ V _{IN} ≤ V _{CC}	I _{LI}	-40	40	μA	
Output Leakage Current	Output(s) Disabled 0V ≤ V _{OUT} ≤ V _{CC}	I _{LO}	-5	5	μA	
Output High Voltage	I _{OH} = -4.0mA	V _{OH}	2.4		V	1
Output Low Voltage	I _{OL} = 8.0mA	V _{OL}		0.4	V	1
Supply Voltage		V _{CC}	4.5	5.5	V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX					UNITS	NOTES
				-10*	-15	-20	-25	-35		
Operating Current: TTL Input Levels	$\overline{CE} \leq V_{IL}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I _{CC}	520	1,280	960	880	800	720	mA	3, 13
Standby Current: TTL Input Levels	$\overline{CE} \geq V_{IH}; V_{CC} = \text{MAX}$ f = MAX = 1/4RC Outputs Open	I _{SB1}	160	440	320	280	240	200	mA	13
Power Supply Current: Standby	$\overline{CE} \geq V_{CC} - 0.2V; V_{CC} = \text{MAX}$ V _{IN} ≤ V _{SS} +0.2V or V _{IN} ≥ V _{CC} -0.2V; f = 0	I _{SB2}	3.2	24	24	24	40	24	mA	13

*Preliminary

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A13, $\overline{WE}$, $\overline{CE}$, $\overline{OE}$	T _A = 25°C; f = 1 MHz V _{CC} = 5V	C _I	70	pF	4
Input/Output Capacitance: DQ1-DQ32		C _{I/O}	10	pF	4

SRAM MODULE

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Note 5) ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$; $V_{CC} = 5V \pm 10\%$)

DESCRIPTION		-10*		-15		-20		-25		-35			
	SYM	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
READ Cycle													
READ cycle time	t _{RC}	10		15		20		25		35		ns	
Address access time	t _{AA}		10		15		20		25		35	ns	
Chip Enable access time	t _{ACE}		8		12		15		20		30	ns	
Output hold from address change	t _{OH}	3		3		3		3		3		ns	
Chip Enable to output in Low-Z	t _{LZCE} [†]	2		2		2		2		2		ns	7, 14
Chip Enable to output in High-Z	t _{HZCE}		5		7		8		8		8	ns	6, 7
Chip disable to power-up time	t _{PU}	0		0		0		0		0		ns	
Chip Enable to power-down time	t _{PD}		10		15		20		25		35	ns	
Output Enable access time	t _{AOE}		4		6		7		8		15	ns	
Output disable to output in Low-Z	t _{LZOE}	0		0		0		0		0		ns	
Output Enable to output in High-Z	t _{HZOE}		4		6		7		8		8	ns	6
WRITE Cycle													
WRITE cycle time	t _{WC}	10		15		20		25		35		ns	
Chip Enable to end of write	t _{CW}	8		12		15		20		25		ns	
Address valid to end of write	t _{AW}	8		12		15		20		25		ns	
Address setup time	t _{AS}	0		0		0		0		0		ns	
Address hold from end of write	t _{AH}	0		0		0		0		0		ns	
WRITE pulse width	t _{WP1}	7		10		12		15		20		ns	
WRITE pulse width	t _{WP2}	9		14		18		20		25		ns	
Data setup time	t _{DS}	6		8		9		10		12		ns	
Data hold time	t _{DH}	0		0		0		0		0		ns	
Write disable to output in Low-Z	t _{LZWE}	2		2		2		2		2		ns	7
Write Enable to output in High-Z	t _{HZWE}		5		6		8		8		8	ns	6, 7

*Preliminary

†The difference between the shaded and unshaded parameters is explained in note 14 on the following page.

SRAM MODULE

AC TEST CONDITIONS

Input pulse levels	V _{SS} to 3.0V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2




Fig. 1 OUTPUT LOAD EQUIVALENT




Fig. 2 OUTPUT LOAD EQUIVALENT


NOTES

1. All voltages referenced to V_{SS} (GND).
2. -3V for pulse width < t_{RC}/2.
3. I_{CC} is dependent on output loading and cycle rates.
4. This parameter is sampled.
5. Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
6. t_{HZCE}, t_{HZOE} and t_{HZWE} are specified with CL = 5pF as in Fig. 2. Transition is measured ±500mV from steady state voltage.
7. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE}.
8. $\overline{WE}$ is HIGH for READ cycle.
9. Device is continuously selected. All chip enables are held in their active state.
10. Address valid prior to, or coincident with, latest occurring chip enable.
11. t_{RC}=Read Cycle Time
12. Chip enable and write enable can initiate and terminate a WRITE cycle.
13. Typical values are measured at 5V, 25°C and 20ns cycle time.
14. New designs should use the t_{LZCE} parameters shown unshaded. The shaded t_{LZCE} parameters represent screened parts, which are available upon request until January 1, 1994.


DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
V _{CC} for Retention Data		V _{DR}	2			V	
Data Retention Current	CE ≥ (V _{CC} - 0.2V) V _{IN} ≥ (V _{CC} - 0.2V) or ≤ 0.2V	V _{CC} = 2V	I _{CCDR}	760	2,000	μA	
		V _{CC} = 3V		1,000	3,200	μA	
Chip Deselect to Data Retention Time		t _{CDR}	0			ns	4
Operation Recovery Time		t _R	t _{RC}			ns	4,11


LOW V_{CC} DATA-RETENTION WAVEFORM





READ CYCLE NO. 1 8, 9



READ CYCLE NO. 2 7, 8, 10




 DON'T CARE
 UNDEFINED

WRITE CYCLE NO. 1 ¹²
(Chip Enable Controlled)

WRITE CYCLE NO. 2 ^{7, 12}
(Write Enable Controlled)


DON'T CARE
 UNDEFINED

NOTE: Output enable ($\overline{OE}$) is inactive (HIGH).

WRITE CYCLE NO. 3^{7, 12}
(Write Enable Controlled)



NOTE: Output enable ($\overline{OE}$) is active (LOW).