D1334, SEPTEMBER 1973 REVISED SEPTEMBER 1986

- Designed for Digital Data Transmission over 50-Ω to 500-Ω Coaxial Cable, Strip Line, or Twisted Pair
- High-Speed
   tpd = 20 ns Max at C<sub>L</sub> = 15 pF
- TTL Compatible With Single 5-V Supply
- 2.4-V Output at IOH = -75 mA
- Uncommitted Emitter-Follower Output Structure for Party-Line Operation
- Short-Circuit Protection
- AND-OR Logic Configuration
- Designed for Use With Triple Line Receivers SN55122, SN75122
- Designed to Be Interchangeable With Signetics N8T13

## description

The SN55121 and SN75121 dual line drivers are designed for digital data transmission over lines having impedances from 50 to 500 ohms. They are also compatible with standard TTL logic and supply voltage levels.


The low-impedance emitter-follower outputs of the SN55121 and SN75121 will drive terminated lines such as coaxial cable or twisted pairs. Having the outputs uncommitted allows wired-OR logic to be performed in party-line applications. Output short-circuit protection is provided by an internal clamping network which turns on when the output voltage drops below approximately 1.5 V. All of the inputs are in conventional TTL configuration and the gating can be used during power-up and power-down sequences to ensure that no noise is introduced to the line.

The SN55121 is characterized for operation over the full military temperature range of -55 °C to 125 °C. The SN75121 is characterized for operation from 0 °C to 70 °C.

#### SN55121 . . . J PACKAGE SN75121 . . . D, J, OR N PACKAGE (TOP VIEW)

#### 

# SN55121 . . . FK PACKAGE (TOP VIEW)



NC No internal connection

#### FUNCTION TABLE

INPUTS					OUTPUT		
Α	В	С	D	E	Υ		
Н	Н	Н	Н	Х	Х	Н	
x	X	Х	X	Н	н	н	
4	ll othe	L					

H - high level


L - low level

X - irrelevant

#### logic diagram (positive logic) logic symbol† 1A (1) 1A (2) 1B (3) 1C (4) 1B (2) 1C (3) (7) 1Y (7) 1Y ℴ 1D (4) 1E (5) 1E (5) 1F (6) 1F (6) (10) 2A 2B (11) 2A (10) 2B (11) (12) 2C (12) (9) 2Y 2C 2D (13) 2D (13) (9) 2Y 2E (14) (14) 2E (15) 2F (15)

<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

# schematic (each driver)



All resistor values shown are nominal.

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	SN55121	SN75121	UNIT	
Supply voltage, V <sub>CC</sub> (see Note 1)	6	6	V	
Input voltage	6	6	V	
Output voltage	6	6	V	
Continuous total power dissipation (see Note 2)	See Dissipation Rating Table			
Operating free-air temperature range	- 55 to 125	0 to 70	°C	
Storage temperature range	-65 to 150	-65 to 150	°C	
Case temperature for 60 seconds: FK package	260		°C	
Lead temperature 1,6 mm (1/16 inch) from case for 60 seconds: J package	300	300	°C	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: D or N package		260	°C	

- NOTES: 1. All voltage values are with respect to both ground terminals connected together.

  2. In the FK and J packages, SN55121 chips are either silver glass or alloy mounted and SN75121 chips are glass mounted.

#### DISSIPATION RATING TABLE

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE TA = 25°C	TA = 70°C POWER RATING	TA = 125°C POWER RATING		
D	950 mW	7.6 mW/°C	608 mW			
FK	1375 mW	11.0 mW/°C	880 mW	275 mW		
J (SN55121)	1375 mW	11.0 mW/°C	880 mW	275 mW		
J (SN75121)	1025 mW	8.2 mW/°C	656 mW	_		
N	1150 mW	9.2 mW/°C	736 mW	_		

#### recommended operating conditions

		SN5512	1	SN75121			UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.75	5	5.25	4.75	5	5.25	· ·
High-level input voltage, VIH	2			2			V
Low-level input voltage, VIL			0.8			8.0	٧
High-level output current, IOH			- 75			- 75	mA
Operating free-air temperature, TA	- 55		125	0		70	°C

## electrical characteristics over recommended ranges of supply voltage and operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	MAX	UNIT
VIK	Input clamp voltage	V <sub>CC</sub> = 5 V,	I <sub>1</sub> = -12 mA			- 1.5	V
V(BR))	Input breakdown voltage	V <sub>CC</sub> ≈ 5 V,	l <sub>I</sub> ≈ 10 mA		5.5		٧
Voн	High-level output voltage	V <sub>IH</sub> = 2 V,	I <sub>OH</sub> = -75 mA,	See Note 3	2.4		٧
юн	High-level output current	V <sub>CC</sub> = 5 V, T <sub>A</sub> = 25 °C,	V <sub>IH</sub> = 4.5 V, See Note 3	V <sub>OH</sub> = 2 V,	- 100	~ 250	mA
<sup>1</sup> OL	Low-level output current	V <sub>IL</sub> = 0.8 V,	V <sub>OL</sub> = 0.4 V,	See Note 3		- 800	μА
IO(off)	Off-state output current	V <sub>CC</sub> = 3 V,	V <sub>O</sub> = 3 V			500	μА
ΊΗ	High-level input current	V <sub>1</sub> = 4.5 V				40	μА
l <sub>IL</sub>	Low-level input current	V <sub>1</sub> = 0.4 V			-0.1	- 1.6	mA
los	Short-circuit output current	V <sub>CC</sub> = 5 V,	T <sub>A</sub> = 25°C			- 30	mA
1ссн	Supply current, outputs high	V <sub>CC</sub> = 5.25 V,	All inputs at 2 V,	Outputs open		28	mA
ICCL	Supply current, outputs low	V <sub>CC</sub> = 5.25 V,	All inputs at 0.8 V.	Outputs open		60	mA

<sup>&</sup>lt;sup>†</sup>Not more than one output should be shorted at a time.

NOTE 3: The output voltage and current limits are valid for any appropriate combination of high and low inputs specified by the function table for the desired output.

#### switching characteristics, VCC = 5 V, TA = 25C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tpLH Propagation delay time, low-to-high-level output	$R_L = 37 \Omega$ , $C_L = 15 pF$ ,		11	20	ns
tpHL Propagation delay time, high-to-low-level output	See Figure 1		8	20	115
tpLH Propagation delay time, low-to-high-level output	$R_L = 37 \Omega$ , $C_L = 1000 pF$ ,		22	50	ns
tphL Propagation delay time, high-to-low-level output	See Figure 1		20	50	115

# PARAMETER MEASUREMENT INFORMATION





FIGURE 1. SWITCHING TIMES

NOTES: A. The pulse generators have the following characteristics:  $Z_0 \approx 50~\Omega,~t_W = 200~ns,~duty~cycle \leq 50\%,~PRR \leq 500~kHz.$ B. Ct includes probe and jig capacitance.

#### TYPICAL CHARACTERISTICS



#### **APPLICATION INFORMATION**




FIGURE 3. SINGLE-ENDED PARTY LINE CIRCUITS

