

DESCRIPTION

The SSI 32P549 is a bipolar integrated circuit that provides all data processing necessary for detection and qualification of MFM or RLL encoded read signals.


In read mode the SSI 32P549 provides amplification and qualification of head preamplifier outputs. Pulse qualification is accomplished using level qualification of differentiated input zero crossings. An AGC amplifier is used to compensate for variations in head preamp output levels, presenting a constant input level to the pulse qualification circuitry. The AGC loop can be disabled so that a constant gain can be used for embedded servo decoding or other processing needs.

In write mode the circuitry is disabled and the AGC gain stage input impedance is switched to a lower level to allow fast setting of the input coupling capacitors during a write to read transition. The SSI 32P549 requires a +5V power supply and is available in a 28-pin PLCC, 24-pin DIP and 24-pin SOL.

FEATURES

- Level qualification supports high resolution MFM and RLL encoded data retrieval
- Wide bandwidth AGC input amplifier
- Standard +5V $\pm$ 5% supplies
- Write to read transient suppression
- Fast and slow AGC attack regions for fast transient recovery
- $\leq \pm 1.0$ ns pulse pairing
- 16 Mbit/s operation

BLOCK DIAGRAM



SSI 32P549

Pulse Detector

CIRCUIT OPERATION

READ MODE

In read mode ($R/\bar{W}$ input high or open) the input signal is amplified and qualified using an AGC amplifier and pulse level qualification of the detected signal peaks.

An amplified head output signal is AC coupled to the $IN+$ and $IN-$ pins of the AGC amplifier. Gain control is accomplished by full wave rectifying and amplifying the $[(DIN+)-(DIN-)]$ voltage level and comparing it to a reference voltage level at the AGC pin.

The 32P549 contains a dual rate attack charge pump. The value of the attack current is dependent on the instantaneous level at $DIN\pm$. For signal levels above 125% of the desired level a fast attack mode is invoked that supplies a 1.3 mA charge current to the network on the BYP pin. Between 125% and 100% of the desired level the circuit enters a slow attack mode and supplies 0.18 mA of charge current to the BYP pin.

Two decay modes are available and are automatically controlled within the device.

Upon a switch to write mode, the device will hold the gain at its previous value. When the device is then switched back to read mode the AGC holds the gain and stays in a low impedance state for 0.9 μs . It then switches into a fast/slow attack mode if the new gain required is less than the previously held gain or a fast decay mode if the gain required is more than its previous value. The fast decay current is 0.12 mA and stays on for 0.9 μs . After the 0.9 μs time period the device stays in a steady state slow attack, slow decay mode. The slow decay discharge current is 4.5 μA .

The AGC pin is internally biased so that the target differential voltage input at $DIN\pm$ is 1.0 Vpp under nominal conditions. The voltage on this pin can be modified by tying a resistor between AGC and GND or VPA. A resistor to GND decreases the voltage level, while a resistor to VPA increases it. The resulting AGC voltage level is shown in Figure 1; where:

- V = Voltage at AGC w/pin open (2.3V, nom)
- R_{int} = AGC pin input impedance (2.5 k Ω , typ)
- R_{ext} = External resistor




FIGURE 1: AGC Voltage

The new $DIN\pm$ input target level is nominally 0.45 Vpp/ V_{AGC} .

The maximum AGC amplifier output swing is 3.0 Vpp at $OUT\pm$, which allows for up to 6dB loss in any external filter between $OUT\pm$ and $DIN\pm$.

AGC gain is a linear function of the BYP-pin voltage (V_{BYP}) as shown in Figure 2.




FIGURE 2: AGC Gain

In the amplitude channel the signal is sent to a hysteresis comparator. The hysteresis threshold level is set so that it will be tripped only by valid signal pulses and not by baseband noise. It can be a fixed level or a fraction of the $DIN\pm$ voltage level.

The latter approach is accomplished by using an external filter/network between the LEVEL and HYS pins. This allows setting the AGC slow attack and decay times slow enough to minimize time channel distortion and setting a shorter time constant for the hysteresis level. The LEVEL pin output is a rectified and amplified version of $DIN\pm$, 1.0 Vpp at $DIN\pm$ results in 1.0 Vo-p nominally, at the LEVEL pin. A voltage divider is used from LEVEL to ground to set the Hysteresis threshold at a percentage of the peak $DIN\pm$ voltage. For example,

if $DIN\pm$ is 1.0 Vpp, then using an equal valued resistor divider will result in 0.5 Vpk at the HYS pin. This will result in a nominal $\pm 0.18V$ threshold or a 36% threshold of a $\pm 0.500V$ $DIN\pm$ input. The capacitor is chosen to set an appropriate time constant. This "feed forward" technique speeds up transient recovery by allowing qualification of the input pulses while the AGC is still settling. This helps in the two critical areas of write to read and head change recovery. Some care in the selection of the hysteresis level time constant must be exercised so as to not miss pattern (resolution) induced lower amplitude signals. The output of the hysteresis comparator is the "D" input of a D-type flip-flop. The DOUT pin is a comparator output signal for testing purposes only.

In the time channel the signal is differentiated to transform signal peaks to zero crossings which are detected and used to trigger a bi-directional one-shot. The one-shot output pulses are used as the clock input of the D flip-flop. The COUT pin provides the one-shot output for test purposes.

The differentiator function is accomplished by an external network between the $DIF+$ and $DIF-$ pins. The transfer function from $CIN\pm$ to the comparator input (not $DIF\pm$) is:

$$A_v = \frac{-2000Cs}{LCs^2 + C(R + 92)s + 1}$$

where: C, L, R are external passive components
 $20\text{ pF} < C < 150\text{ pF}$
 $s = j\omega = j2\pi f$

During normal operation, the time channel clocks the D flip-flop on every positive and negative peak of the $CIN\pm$ input. The D input to the flip-flop only changes state when the $DIN\pm$ input exceeds the hysteresis comparator threshold opposite in polarity to the previous threshold exceeding peak.

The time channel, then, determines signal peak timing and the amplitude channel determines validity by blocking signal peaks that do not exceed the hysteresis comparator threshold. The delays in each of these channels to the D flip-flop inputs are well matched.

WRITE MODE

In Write Mode the SSI 32P549 Pulse Detector section is disabled and preset for the following Read Mode. The digital circuitry is disabled, the input AGC amplifier gain is held at its previous value and the AGC amplifier input impedance is reduced.

Holding the AGC amplifier gain and reducing input impedance shortens system Write to Read recovery times.

The lowered input impedance improves settling time by reducing the time constant of the network between the SSI 32P549 and a head preamplifier such as the SSI 32R1200R. Write to read timing is controlled to maintain the reduced impedance for $0.9\text{ }\mu\text{s}$ before the AGC circuitry is activated. Coupling capacitors should be chosen with as low a value as possible consistent with adequate bandwidth to allow more rapid settling.

POWER DOWN MODE

A power down mode is provided to reduce power usage during the idle periods. Taking PDWN low causes the device to go into complete shutdown. When PDWN returns high, the device executes the normal Write to Read recovery sequence.

MODE CONTROL

The SSI 32P549 circuit mode is controlled by the PDWN, HOLD, and R/W pins as shown in Table 1.

R/W	HOLD	PDWN	
1	1	1	Read Mode, AGC Active
1	0	1	Read Mode AGC gain held constant*
0	X	1	Write Mode AGC gain held constant* Input impedance reduced
X	X	0	Power Down - low current disabled mode

* AGC gain will drift at a rate determined by BYP and Hold mode discharge current.

TABLE 1: Mode Control

SSI 32P549

Pulse Detector

PIN DESCRIPTION

NAME	TYPE	DESCRIPTION
VPA	I	Analog (+5V) power supply for pulse detector
AGND	I	Analog ground pin for pulse detector block
VPD	I	Digital (+5V) power supply pin
DGND	I	Digital ground pin
IN+, IN-	I	Analog signal input pins
OUT+, OUT-	O	Read path AGC Amplifier output pins
DIN+, DIN-	I	Analog input to the hysteresis comparator
CIN+, CIN-	I	Analog input to the differentiator
DIF+, DIF-	I/O	Pins for external differentiating network
COUT	O	Test point for monitoring the flip-flop clock input
DOUT	O	Test point for monitoring the flip-flop D-input
$\overline{RD}$	O	TTL compatible read output
BYP	I/O	An AGC timing capacitor or network is tied between this pin and AGND1
AGC	I	Reference input voltage for the read data AGC loop
LEVEL	O	Output from fullwave rectifier that may be used for input to the hysteresis comparator
HYS	I	Hysteresis level setting input to the hysteresis comparator
$\overline{HOLD}$	I	TTL compatible pin that holds the AGC gain when pulled low
$\overline{PDWN}$	I	Low state on this pin puts the device in a low power "off" state
$\overline{R/W}$	I	Selects Read or Write mode

Advance Information: Indicates a product still in the design cycle, and any specifications are based on design goals only. Do not use for final design.

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680 (714) 731-7110, FAX (714) 731-5457