MN103E01, MN103E04 Series

Туре	MN103E010HRA	MN103E040HYB							
Instruction Cashe (byte)	16K (4-way, set-associative)								
Data Cashe (byte)	16K (4-way, set-associative)								
SRAM Used by Both Instructions and Data(byte)	16K								
Package (Lead-free)	BGA292-P-2727	FLGA424-C-1717							
Minimum Instruction Execution Time	7.5 ns (at 1.8 V tolerance = $\pm 5\%$, 133 MHz)								

Interrupts

XIRQ × 8, NMI, Timer × 14, DMAC × 4, WDT, A/D, SIO × 6, I²C × 2, IrDA, Softmodem, Realtime clock, Asynchronous bus error

Timer Counter

8-bit timer \times 4 (all down counters)

Cascade connection possible (usable as a 16/24/32-bit timer), Timer output possible (Duty = 1 : 1), Internal clock source or external clock source selectable, Selectable as a serial interface clock

16-bit timer \times 7 (down counters)

Cascade connection possible (usable as a 32-bit timer), Timer output possible (Duty = 1 : 1), Internal clock source or external clock source selectable , Partially selectable as a serial interface clock

16-bit timer \times 1 (up counter)

Internal clock source or external clock source selectable, Input capture function (rising edge, falling edges, or both selectable), PWM generating function (compare/capture register × 2 contained)

Watchdog timer $\times 1$

Serial interface

UART/synchronous (co-used) \times 2-ch. UART (with CTS control) \times 1-ch.

DMA controller

Number of channels : 4 Transfer unit : 1/2/4/16 byte Maximum number of bytes transferred : 1Mbyte Start factor : External request, interrupt, software Transfer mode : 2-bus cycle transfer Transfer mode : Batch transfer, intermittent transfer Addressing mode : Source/destination each fixed, increment/decrement specification possible Increment/decrement automatically executed according to the transfer unit

Expanded Calculation Functions

Multiply-and-accumulate; Multiply saturation; Floating point(Single precision)

■ I/O Pins

34 : Common use : 33

A/D converter

10-bit charge re-distribution mode (error : ±4LSB) Number of channels : 8-channel

FPU (floating point unit)

- · Data types complying with the IEEE754 standard supported
- Round to the nearest mode complying with the IEEE754 standard supported
- 32 single-precision floating point operation registers (FS0-FS31)
- These can also be referenced as 16 double-precision floating point operation registers (FD0-FD30)
- Floating point operation exceptions (5 types) and floating point unload instruction exceptions complying with the IEEE754 standard supported

Memory Management Function

32-entry full-associative TLB loaded (instructions/data separated from each other) Address conversion by paging (page size : 1 K-byte. 4 K-byte, 128 K-byte, 4 M-byte variable)

Panasonic

On-chip Bus Controller

Concurrent access from three types of master devices to four types of slave devices possible

System Bus Interface

External memory space allocation to 8 banks possible The external interface can use the built-in memory, RAM, ROM, SDRAM interfaces

Memory Bus Interface

SDRAM directly connected interface contained

Soft Modem Interface

Interface with an external AFE (analog front end), Output data parallel-serial conversion, input data serial-parallel conversion Send/receive FIFO contained (16-bit width, 16 steps), NCU control via the parallel IO port

Real-time Clock

Clock/calendar function, Interrupt : periodic, alarm, update ended BCD/binary accommodated, Leap year automatic correcting function, 24-hout/12-hour selectable, Daylight saving time mode accommodated

IrDA Interface

IrDA 1.0 SIR (-115.2 Kb/s, half-duplex) IrDA 1.1 MIR (0.576, 1.152 Mb/s, half-duplex) IrDA 1.1 FIR (4.0 Mbp/s, half-duplex) UART (-1.5 Mbp/s, full-duplex) 48 MHz clock input (baud rate generating function contained)

■ I²C Interface

2 ports

Master-slave interface (multi-master supported) 3.3 V interface (open drain output)

Electrical Charactreistics (Supply current)

Baramatar	Symbol	Condition		Linit		
Falameter	Symbol	Condition	min	typ	max	Unit
Operating supply current	IDD18A	VDD18 = 1.8 V ; VDD33, PVDD, AVDD, RVDD = 3.3 V fOSC = 33.33 MHz (core 133 MHz) ; FRQS[1 : 0] = 0.0 ; Output open			460	mA
Supply current at stopping	IDD18D	VDD18 = 1.89 V VDD33, PVDD, AVDD, RVDD = 3.465 V fOSC = Stop ; FRQS[1 : 0] = 0.0 ; Output open ; Tj = 70°C			50	mA

 $(Ta = -20^{\circ}C \text{ to } +70^{\circ}C)$

Electrical Charactreistics (A/D converter characteristics)

Daramatar	Symbol	Condition		Linit		
Farameter	Symbol	Condition	min	typ	max	Unit
Resolution					10	Bit
A/D conversion relative error		VREFH = 3.3 V			±4	LSB
A/D conversion differential non-linear error		Conversion reference clock = 4.166 MHz			±4	LSB
A/D conversion time			2.6			μs

 $(Ta=-20^\circ C \text{ to } +70^\circ C$, AVDD = 3.3 V±0.165V , AVSS = 0.0 V)

Development tools

ROM Emulator PARTNER-ETII (KMC product) On-board Development Tools PX-ODB103E-J (On-board debug unit) PX-ODB-AMT-20 (Trace unit) PARTNER-J (KMC product) Pin Assignment

BGA292-P-2727

А

В

F

Η

K

L

Μ

Ν

¥ XRST OUT TRST XIRQ1 XIRQ4 XIRQ5 PIO0[0] PIO0[4] TRCD1 PIO4[2] PIO3[2] SBT1 AVDD VREFH TRCD6 TDO SBI0 SBO1 SBT2 AN4 AVSS 20 MOD TRCD3 EXTRG TCK PIO4[0] PIO3[0] PIO3[3] SBO0 SBI1 SBI2 XIRQ0 XIRQ2 XNMI XIRQ7 PIO0[2] PIO0[6] AN6 AN2 AN1 PIO1[2] PIO5[0] 19 PIO0[1] PIO0[5] TRCD7 TRCD4 TRCD0 TDI TMS PIO4[1] PIO3[1] PIO3[4] SBT0 SBO2 XRESET XIRQ3 XIRQ6 AN7 AN3 AN0 PIO1[1] PIO5[2] 18 TRCD2 PIO4[3] VDD18 VDD33 VSS VDD18 VDD33 PIO0[3] PIO0[7] PIO1[0] PIO1[3] PIO5[1] CLK48 MD0 TRCD5 VSS VSS VSS VSS AN5 17 TRC CLK MD13 TRCST VSS VSS PIO1[4] SD3 SD0 16 MD3 MD14 MD15 VSS SD2 SD1 SD6 SD4 15 VD33 VDD33 sdcki MD2 MD1 SD5 SD9 SD7 14 MD5 MD11 MD12 VD18 VSS VSS VSS VSS VSS VSS VSS SD8 SD12 SD10 13 vss vss MD8 MD10 MD4 VDD33 VSS VSS VSS VSS VDD18 SD11 SD15 SD13 12 VDD33 MD7 MD6 MD9 VSS VSS VSS VSS VSS VSS VSS SD14 SD17 SD16 11 MDK XMCAS XMBE0 VDD33 VSS VSS VSS VSS VSS VSS VSS SD23 SD18 SD19 10 XMBEI XMWE MA12 VSS VSS VSS VSS VSS VSS VSS VDD18 SD21 SD20 SD22 09 SDCKE MA11 VDD18 VSS VSS VSS VSS VSS VSS SDCLK VSS SD25 SD24 SD26 08 XMRAS XMCE1 MA13 VDD33 VDD33 SD29 SD27 SD28 07 VDD33 XMCS0 MA14 XSCS2 XSAS SD30 SD31 MA7 06 XSCS0 XSCS1 MA9 MA8 MA1 VSS VSS XSCS3 05 MA10 vss VSS SA22 VDD18 VDD33 VSS VDD33 SA0 XSBR XSRE VDD18 VDD33 VSS VSS XSCS6 XSCS4 XSCS5 MA0 MA4 04 SA16 SA1 XSBG PIO2[4] PIO2[3] PIO2[0] VSS XSWE3 XSWE0 XSCS7 RCLKI MA6 MA5 SA31 SA26 SA23 SA19 SA13 SA9 SA10 03 TCP MA3 SA25 SA21 SA15 SA12 SRXW PIO2[2] PIO2[1] PWROK XSWE2 XSWE1 RCLKO MA2 SA28 SA18 SA8 SA6 SA2 SSZ0 02 OUT SYS CLK SA30 SA29 SA27 SA24 SA20 SA17 SA14 SA11 SA7 SA5 SA4 SA3 SSZ1 XSDK osco OSCI PVSS PVDD RVDD 01 С D Е G J Р R Т U V Y

Perspective

W

MN103E010HRA, MN103E040HYB 🗆

FLGA424-C-1717

Perspective

		XSWE1	XSCS6	XSCS2	XSCS1	SD29	SD27	VDD18	SD21	SD19	SD14	VDD18	SD6	SD1	CLK48	PIO1[3]	PIO1[1]	PIO1[0])]		21
N	D	XSWE3	SD31	XSCS7	SD30	XSAS	SD23	SD22	SD17	SD16	SD9	SD8	SD3	SD4	PIO5[1]	PIO5[2]	PIO1[4]	PIO1[2]		D	20
RCLKI	XSCS3	XSWE0	XSWE2	XSCS0	XSCS4	SD28	SD25	SD24	SD18	VDD33	SD15	SD11	SD10	VDD33	PIO0[7]	PIO5[0]	AN1	AN3	AN7	VREFH	19
RCLKO	PIO2[0]	PWROK	ND	ND	ND	SD26	SD20	SD13	SD12	SD7	SD2	SD0	SD5	PIO0[1]	ND	ND	ND	AN5	PIO0[5]	AVSS	18
RVDD	PIO2[4]	PIO2[2]	ND	ND	ND	ND	AN6	AN0	AN2	17											
TCPOUT	PIO2[3]	XSDK	ND	ND	ND	ND	PIO0[3]	XIRQ7	AN4	16											
PVDD	SSZ0	XSBG	VDD33	ND	ND	ND	XIRQ4	SBT2	PIO0[4]	AVDD	15										
PVSS	SA4	SA2	XSCS5	ND	ND	ND	SBO0	XIRQ5	XNMI	XIRQ2	14										
OSCI	SA10	SA5	VDD33	ND	ND	ND	ND	VSS	VSS	VSS	VSS	VSS	ND	ND	ND	ND	SBO1	XIRQ0	PIO0[6]	PIO0[2]	13
OSCO	SA17	SA11	SA0	ND	ND	ND	ND	VSS	VSS	VSS	VSS	VSS	ND	ND	ND	ND	VDD33	XRESET	PIO0[0]	XIRQ6	12
SYSCLK	SA18	SA12	XSRE	ND	ND	ND	ND	VSS	VSS	VSS	VSS	VSS	ND	ND	ND	ND	TRCST	VDD33	XIRQ3	VDD18	11
PIO2[1]	SRXW	SSZ1	VDD33	ND	ND	ND	ND	VSS	VSS	VSS	VSS	VSS	ND	ND	ND	ND	SBI1	SBI2	SBO2	XIRQ1	10
XSBR	SA1	SA3	SA14	ND	ND	ND	ND	VSS	VSS	VSS	VSS	VSS	ND	ND	ND	ND	PIO3[2]	PIO3[3]	XRSTOUT	VDD18	09
VDD18	SA6	SA7	SA8	ND	ND	ND	PIO3[0]	PIO3[1]	SBT0	SBT1	08										
SA9	SA13	SA15	SA22	ND	ND	ND	TRST MOD	PIO4[0]	PIO4[2]	SBI0	07										
SA16	SA19	SA21	ND	ND	ND	ND	PIO4[1]	PIO3[4]	TCK	06											
VDD18	SA23	VDD33	ND	ND	ND	ND	TRCD1	PIO4[3]	TDI	05											
SA27	SA26	SA24	ND	ND	ND	VDD33	VDD18	VDD33	VDD33	VDD33	VDD33	VDD18	TRCD2	TRCD7	ND	ND	ND	TRCD5	TMS	TDO	04
SA29	SA31	SA25	SA20	SA28	MA4	MA1	MA7	MA13	MA11	MA12	XMBE0	MD9	MD4	MD12	MD1	MD15	TRCD4	TRCD0	EXTRG	TRCCLK	03
		SA30	MA3	MA5	MA0	MA8	MA14	XMCS1	SDCKE	XMWE	XMCAS	MD6	MD10	MD11	MD2	MD14	TRCD3	TRCD6	5 ND		02
N	D	NP	MA2	MA6	MA10	MA9	XMCS0	XMRAS	SDCLK	XMBE1	MDK	MD7	MD8	MD5	SDCKI	MD3	MD13	MD0			01
A	В	С	D	Е	F	G	Н	J	К	L	М	N	Р	R	Т	U	V	W	Y	AA	I

Note) ND has an electrode (pin) but NC is not guaranteed.

Please design so as not to cause short circuit with other wiring on the user board.

The NDs on the four corners are the lands intended for reinforcement.

You are required to connect them to the PCB. NP (No pin.) has no electrode.

Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products, and no license is granted under any intellectual property right or other right owned by our company or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
 - Consult our sales staff in advance for information on the following applications:
 - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
 - Any applications other than the standard applications intended.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.

Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.

- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of Matsushita Electric Industrial Co., Ltd.