



SANYO Semiconductors

DATA SHEET

Monolithic Linear IC

LA7300M — VHS VTR Playback Head Amp, Recording Amp

Functions

- . 3-channel playback head amp
- . Single-channel recording amp
- . PB: One head select switch, two mode select switches
- . REC: Two head select switches

Features

- . No more than one IC required for 3-head/2-head use
- . On-chip driver transistor permitting direct recording
- . On-chip head select switches (3 types) facilitating the pattern design of a set

Maximum Ratings at Ta=25°C


			unit
Maximum Supply Voltage	V _{CC} max	(PB) 7.0 (REC) 13.5	V
Allowable Power Dissipation	P _d max	480	mW
Operating Temperature	T _{opg}	-10 to +65	°C
Storage Temperature	T _{stg}	-40 to +125	°C

Operating Conditions at Ta=25°C

			unit
Supply Voltage	V _{CC}	(PB) 5.0 (REC) 12.0	V
Operating Voltage Range	V _{CC} ops	(PB) 4.75 to 5.6 (REC) 8.5 to 13.0	V

Case Outline 3045B-M24IC
(unit:mm)

The application circuit diagrams and circuit constants herein are included as an example and provide no guarantee for designing equipment to be mass-produced. The information herein is believed to be accurate and reliable. However, no responsibility is assumed by SANYO for its use, nor for any infringements of patents or other rights of third parties which may result from its use.



These specifications are subject to change without notice.

SANYO Electric Co., Ltd. Semiconductor Company


TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

4067TA No.2403-1/3

Electrical Characteristics at $T_a=25^{\circ}\text{C}$

Characteristic	Symbol	Test Conditions		Limits			unit
		Input	Output	min	typ	max	
(PB mode)		T24					
Current Dissipation	I_{CCP}	T24	PB+5V Pin24 flow-in current	1	1	12.0	mA
Voltage Gain	CH1 $G_{VP}(1)$ 2 (2) 3 (3)	T15 T18 T22	T3 T3 T3	1 2 2	1 2 1	12.0 56.5 59.5	dB
Voltage Gain Difference 1	STD $\Delta G_{VP}(1)$		$G_{VP}(1) - G_{VP}(2)$			-1.0	dB
Voltage Gain Difference 2	SP $\Delta G_{VP}(2)$		$G_{VP}(1) - G_{VP}(3)$			-1.0	dB
Equivalent Input Noise Voltage	CH1 $V_{NIN}(1)$ 2 (2) 3 (3)		T3 T3 T3	1 2 2	2 1	1.1	μVrms
Frequency Characteristic	CH1 $\Delta V_{FP}(1)$ 2 (2) 3 (3)	T15 T18 T22	T3 T3 T3	1 2 2	1 2 1	-2.5	dB
Second Harmonic Distortion	CH1 $V_{HDP}(1)$ 2 (2) 3 (3)	T15 T18 T22	T3 T3 T3	1 2 2	1 2 1	-40	dB
Maximum Output Level	CH1 $V_{OMP}(1)$ 2 (2) 3 (3)	T15 T18 T22	T3 T3 T3	1 2 2	1 2 1	0.8	Vpp
Crosstalk 1 STD	CH1 $V_{CR1}(1)$ 2 (2)	T18 T15	T3 T3	1 2	2	-40	dB
Crosstalk 2 SP	CH1 $V_{CR2}(1)$ 3 (3)	T22 T15	T3 T3	1 2	1	-40	dB
Output DC Offset 1	ΔV_{ODC1}	-	Pin3 Output DC difference (STD)	1+2	2	-100	mV
Output DC Offset 2	ΔV_{ODC2}	-	Pin3 Output DC difference (SP)	1+2	1	100	mV
(REC mode)		T12					
Current Dissipation	I_{CCR}	T12	REC+12V Pin12 flow-in current		2	25.0	mA
Voltage Gain	C $G_{VR}(C)$ Y (Y)	T6 T7	T11 T11		2 2	16.0	dB
Voltage Gain Difference	ΔG_{VR}		$G_{VR}(C) - (Y)$			-1.0	dB
Frequency Characteristic	C $\Delta V_{FR}(C)$ Y (Y)	T6 T7	T11 T11		2 2	-1.0	dB
Second Harmonic Distortion	C $V_{HDR}(C)$ Y (Y)	T6 T7	T11 T11		2 2	-50	dB
Maximum Output Level	C $V_{OMH}(C)$ Y (Y)	T6 T7	T11 T11		2 2	3.5	Vpp
Mute Attenuation	C $V_{MR}(C)$ Y (Y)	T6 T7	T11 T11		1 1	-60	dB
Cross Modulation Relative Level	V_{CY}	T6 T7	T11 T11		2 2	-50	dB

Block Diagram



Test Circuit

