

128K x 8 RADIATION-HARDENED STATIC RAM - SOI HX6828

FEATURES

RADIATION


- Fabricated with RICMOS™ Silicon on Insulator (SOI) 0.7 μm Process
- Total Dose Hardness through 1×10^6 rad(SiO_2)
- Neutron Hardness through 1×10^{14} cm^{-2}
- Dynamic and Static Transient Upset Hardness through 1×10^{11} rad(Si)/sec
- Soft Error Rate less than 1×10^{-10} upsets/bit-day
- Dose Rate Survivability through 1×10^{12} rad(Si)/sec
- Latchup Free

OTHER

- Full Military Temperature Operation (-55°C to 125°C)
- Access Time ≤ 25 ns
- Low Power Disabled Mode
- Low Operating and Standby Current
- Data Retention down to 2.5 V
- Asynchronous Operation
- CMOS and TTL Compatible I/O
- High Output Drive
- Tri-State Outputs
- Single 5 V $\pm 10\%$ Power Supply

3

FUNCTIONAL DIAGRAM




TRUTH TABLE

CE	NCS	NWE	NOE	MODE	DQ
H	L	H	L	Read	Data Out
H	L	L	X	Write	Data In
H	H	X	XX	Deselected	High Z
L	XX	XX	XX	Disabled	High Z

Notes: X : $V_i = V_{IH}$ or V_{IL} XX: $V_{SS} \leq V_i \leq V_{DD}$

PINOUT CONFIGURATION



PACKAGE DESIGN

The HX6828 is offered in a custom 40-lead flat pack with a 25-mil pin pitch. The package body is constructed of multilayer ceramic (Al_2O_3) and contains internal signal, power and ground planes to minimize the effect of resistance and inductance, especially in transient radiation environments. Multiple power and ground bonding pads provide for low internal voltage drops in the power bus system. Capacitor pads are located on the package for optional on-package decoupling capacitance.

HX6828

DC and AC ELECTRICAL CHARACTERISTICS (1,2)


Symbol	Parameter	Min	Max	Units	Test Condition
IDDSB1	Static Supply Current		2.0	mA	VIH/VIL=VDD/VSS IO=0, Inputs Stable
IDDOP	Dynamic Supply Current (Read or Write)		6.5	mA/MHz	All inputs switching
IDDSEI	Static Supply Current per Enabled Input		30	μA/Input	VI=VDD-0.5 V VI=0.5 V
VDR	Data Retention Voltage	2.5		V	NCS=VDR VI=VDR or VSS
IDR	Data Retention Current		500	μA	NCS=VDD=VDR VI=VDR or VSS
VIL _{CMOS}	Low-Level Input Voltage - CMOS Inputs		0.3*V _{DD}	V	VDD=4.5V
VIL _{TTL}	Low-Level Input Voltage - TTL Inputs		0.8	V	VDD=4.5V
VIH _{CMOS}	High-Level Input Voltage - CMOS Inputs	0.7*V _{DD}		V	VDD=5.5V
VIH _{TTL}	High-Level Input Voltage - TTL Inputs	2.2		V	VDD=5.5V
VOL	Low-Level Output Voltage		0.4 0.1	V	IOL = 10 mA IOL = 20 μA
VOH	High-Level Output Voltage	4.2 VDD-0.1		V	IOH = -5 mA IOH = -20 μA
II	Input Leakage Current	-5	5	μA	VSS≤VI≤VDD
IOZ	Output Leakage Current	-10	10	μA	VSS≤VO≤VDD Output=high Z
TAVQV	Address Access Time - Read (-55 to 125°C)		25	ns	(3)
TAVWH	Address Valid to End of Write Time (-55 to 125°C)		25	ns	(3)

(1) For timing diagrams and Absolute Maximum Ratings see the HX6856 data sheet.

(2) Worst case operating conditions: VDD=4.5 V to 5.5 V, TA=-55°C to +125°C, total dose through 1x10⁶ rad(SiO₂) unless noted otherwise

(3) Input levels are VIL/VIH=0.5VDD-0.5 V (CMOS) or VIL/VIH=0/3 V (TTL), input rise and fall times <5ns, input and output timing reference =VDD/2 V (CMOS) or 1.5 V (TTL), capacitive output loading=50pF

ORDERING INFORMATION



(1) Refer to the HX6856 data sheet for Honeywell screening procedures.

(2) SER spec. indicates worst case, high temperature (125°C), post-total dose performance.

Honeywell reserves the right to make changes to any products or technology herein to improve reliability, function or design. Honeywell does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others.

Honeywell

Helping You Control Your World