



**256K X 36, 512K X 18  
2.5V Synchronous SRAMs  
2.5V I/O, Burst Counter  
Pipelined Outputs, Single Cycle Deselect**

**Advance  
Information  
IDT71T67612  
IDT71T67812**

## Features

- ◆ 256K x 36, 512K x 18 memory configurations
- ◆ Supports high system speed:
  - 200MHz 3.1ns clock access time
  - 183MHz 3.3ns clock access time
- ◆ LBO input selects interleaved or linear burst mode
- ◆ Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
- ◆ 2.5V core power supply
- ◆ Power down controlled by ZZ input
- ◆ 2.5V I/O supply (VDD)
- ◆ Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball grid array (fBGA)

## Description

The IDT71T67612/7812 are high-speed SRAMs organized as 256K x 36/512K x 18. The IDT71T67612/7812 SRAMs contain write,

data, address and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the IDT71T67612/77812 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined for one cycle before it is available on the next rising clock edge. If burst mode operation is selected (ADV=LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the LBO input pin.

The IDT71T67612/7812 SRAMs utilize IDT's latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA) and a 165 fine pitch ball grid array (fBGA).

## Pin Description Summary

| Pin Name                          | Function                          | Type   | Logic Level  |
|-----------------------------------|-----------------------------------|--------|--------------|
| A0-A18                            | Address Inputs                    | Input  | Synchronous  |
| CE                                | Chip Enable                       | Input  | Synchronous  |
| CS0, CS1                          | Chip Selects                      | Input  | Synchronous  |
| OE                                | Output Enable                     | Input  | Asynchronous |
| GW                                | Global Write Enable               | Input  | Synchronous  |
| BWE                               | Byte Write Enable                 | Input  | Synchronous  |
| BW1, BW2, BW3, BW4 <sup>(1)</sup> | Individual Byte Write Selects     | Input  | Synchronous  |
| CLK                               | Clock                             | Input  | N/A          |
| ADV                               | Burst Address Advance             | Input  | Synchronous  |
| ADSC                              | Address Status (Cache Controller) | Input  | Synchronous  |
| ADSP                              | Address Status (Processor)        | Input  | Synchronous  |
| LBO                               | Linear / Interleaved Burst Order  | Input  | DC           |
| ZZ                                | Sleep Mode                        | Input  | Asynchronous |
| TMS                               | Test Mode Select                  | Input  | N/A          |
| TDI                               | Test Data Input                   | Input  | N/A          |
| TCK                               | Test Clock                        | Input  | N/A          |
| TDO                               | Test Data Output                  | Output | N/A          |
| I/O0-I/O31, I/O4-I/O4             | Data Input / Output               | I/O    | Synchronous  |
| VDD, VDDQ                         | Core Power, I/O Power             | Supply | N/A          |
| Vss                               | Ground                            | Supply | N/A          |

NOTE:

1. BW3 and BW4 are not applicable for the IDT71T67812.

5290 tbl 01

**JULY 2001**

**Pin Definitions<sup>(1)</sup>**


| Symbol  | Pin Function                      | I/O | Active | Description   |
|---|-----------------------------------|-----|--------|---|
| A <sub>0</sub> -A <sub>18</sub>   | Address Inputs                    | I   | N/A    | Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and ADSC Low or ADSP Low and CE Low.   |
| ADSC  | Address Status (Cache Controller) | I   | LOW    | Synchronous Address Status from Cache Controller. ADSC is an active LOW input that is used to load the address registers with new addresses.  |
| ADSP  | Address Status (Processor)        | I   | LOW    | Synchronous Address Status from Processor. ADSP is an active LOW input that is used to load the address registers with new addresses. ADSP is gated by CE.  |
| ADV   | Burst Address Advance             | I   | LOW    | Synchronous Address Advance. ADV is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance.                                |
| BWE   | Byte Write Enable                 | I   | LOW    | Synchronous byte write enable gates the byte write inputs BW <sub>1</sub> -BW <sub>4</sub> . If BWE is LOW at the rising edge of CLK then BW <sub>x</sub> inputs are passed to the next stage in the circuit. If BWE is HIGH then the byte write inputs are blocked and only GW can initiate a write cycle. |
| BW <sub>1</sub> -BW <sub>4</sub>  | Individual Byte Write Enables     | I   | LOW    | Synchronous byte write enables. BW <sub>1</sub> controls I/O <sub>0-7</sub> , I/O <sub>P1</sub> , BW <sub>2</sub> controls I/O <sub>8-15</sub> , I/O <sub>P2</sub> , etc. Any active byte write causes all outputs to be disabled.  |
| CE  | Chip Enable                       | I   | LOW    | Synchronous chip enable. CE is used with CS <sub>0</sub> and CS <sub>1</sub> to enable the IDT71T67612/7812. CE also gates ADSP.  |
| CLK   | Clock                             | I   | N/A    | This is the clock input. All timing references for the device are made with respect to this input.  |
| CS <sub>0</sub>   | Chip Select 0                     | I   | HIGH   | Synchronous active HIGH chip select. CS <sub>0</sub> is used with CE and CS <sub>1</sub> to enable the chip.  |
| CS <sub>1</sub>   | Chip Select 1                     | I   | LOW    | Synchronous active LOW chip select. CS <sub>1</sub> is used with CE and CS <sub>0</sub> to enable the chip.   |
| GW  | Global Write Enable               | I   | LOW    | Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. GW supersedes individual byte write enables.   |
| I/O <sub>0</sub> -I/O <sub>31</sub><br>I/O <sub>P1</sub> -I/O <sub>P4</sub> | Data Input/Output                 | I/O | N/A    | Synchronous data input/output (I/O) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.   |
| LBO   | Linear Burst Order                | I   | LOW    | Asynchronous burst order selection input. When LBO is HIGH, the interleaved burst sequence is selected. When LBO is LOW the Linear burst sequence is selected. LBO is a static input and must not change state while the device is operating.   |
| OE  | Output Enable                     | I   | LOW    | Asynchronous output enable. When OE is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When OE is HIGH the I/O pins are in a high-impedance state.  |
| TMS   | Test Mode Select                  | I   | N/A    | Gives input command for TAP controller; sampled on rising edge of TCK.  |
| TDI   | Test Data Input                   | I   | N/A    | Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK.  |
| TCK   | Test Clock                        | I   | N/A    | Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on the rising edge of TCK, while test outputs are driven from falling edge of TCK.   |
| TDO   | Test Data Output                  | O   | N/A    | Serial output of registers placed between TDI and TDO. This output is active depending on state of TAP controller.  |
| V <sub>DD</sub>   | Power Supply                      | N/A | N/A    | 2.5V core power supply.   |
| V <sub>DDO</sub>  | Power Supply                      | N/A | N/A    | 2.5V I/O Supply.  |
| V <sub>SS</sub>   | Ground                            | N/A | N/A    | Ground.   |
| NC  | No Connect                        | N/A | N/A    | NC pins are not electrically connected to the device.   |
| ZZ  | Sleep Mode                        | I   | HIGH   | Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the IDT71T67612/7812 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.  |

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

5290 Ibl 02

## Functional Block Diagram



5290 drw 01

**Absolute Maximum Ratings<sup>(1)</sup>**

| Symbol                 | Rating                               | Commercial        | Unit |
|------------------------|--------------------------------------|-------------------|------|
| VTERM <sup>(2)</sup>   | Terminal Voltage with Respect to GND | -0.5 to +3.6      | V    |
| VTERM <sup>(3,6)</sup> | Terminal Voltage with Respect to GND | -0.5 to VDD       | V    |
| VTERM <sup>(4,6)</sup> | Terminal Voltage with Respect to GND | -0.5 to VDD +0.5  | V    |
| VTERM <sup>(5,6)</sup> | Terminal Voltage with Respect to GND | -0.5 to VDDQ +0.5 | V    |
| TA <sup>(7)</sup>      | Operating Temperature                | -0 to +70         | °C   |
| TBIAS                  | Temperature Under Bias               | -55 to +125       | °C   |
| TSTG                   | Storage Temperature                  | -55 to +125       | °C   |
| PT                     | Power Dissipation                    | 2.0               | W    |
| IOUT                   | DC Output Current                    | 50                | mA   |

5290 tbl 03

**NOTES:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. VDD terminals only.
3. VDDQ terminals only.
4. Input terminals only.
5. I/O terminals only.
6. This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
7. TA is the "instant on" case temperature.

**TQFP Capacitance  
(TA = +25°C, f = 1.0MHz)**

| Symbol | Parameter <sup>(1)</sup> | Conditions | Max. | Unit |
|--------|--------------------------|------------|------|------|
| CIN    | Input Capacitance        | VIN = 3dV  | 5    | pF   |
| CVO    | I/O Capacitance          | VOUT = 3dV | 7    | pF   |

5290 tbl 06

**fBGA Capacitance  
(TA = +25°C, f = 1.0MHz)**

| Symbol | Parameter <sup>(1)</sup> | Conditions | Max. | Unit |
|--------|--------------------------|------------|------|------|
| CIN    | Input Capacitance        | VIN = 3dV  | TBD  | pF   |
| CVO    | I/O Capacitance          | VOUT = 3dV | TBD  | pF   |

5290 tbl 06b

**NOTE:**

1. This parameter is guaranteed by device characterization, but not production tested.

**Recommended Operating Temperature and Supply Voltage**

| Grade      | Temperature <sup>(1)</sup> | VSS | VDD     | VDDQ    |
|------------|----------------------------|-----|---------|---------|
| Commercial | 0°C to +70°C               | 0V  | 2.5V±5% | 2.5V±5% |

NOTE:

1. TA is the "instant on" case temperature.

5290 tbl 04

**Recommended DC Operating Conditions**

| Symbol | Parameter                   | Min.                | Typ. | Max.     | Unit |
|--------|-----------------------------|---------------------|------|----------|------|
| VDD    | Core Supply Voltage         | 2.375               | 2.5  | 2.625    | V    |
| VDDQ   | I/O Supply Voltage          | 2.375               | 2.5  | 2.625    | V    |
| VSS    | Ground                      | 0                   | 0    | 0        | V    |
| VIH    | Input High Voltage - Inputs | 1.7                 | —    | VDDQ+0.3 | V    |
| VIL    | Input High Voltage - I/O    | 1.7                 | —    | VDDQ+0.3 | V    |
| VIL    | Input Low Voltage           | -0.3 <sup>(1)</sup> | —    | 0.7      | V    |

5290 tbl 05

NOTE:


1. VIL (min) = -0.8V for pulse width less than tCYC/2, once per cycle.

**BGA Capacitance  
(TA = +25°C, f = 1.0MHz)**

| Symbol | Parameter <sup>(1)</sup> | Conditions | Max. | Unit |
|--------|--------------------------|------------|------|------|
| CIN    | Input Capacitance        | VIN = 3dV  | 7    | pF   |
| CVO    | I/O Capacitance          | VOUT = 3dV | 7    | pF   |

5290 tbl 06a

## Pin Configuration – 256K x 36, 100-pin TQFP




## Top View

### NOTES:

1. Pin 14 can either be directly connected to VDD, or connected to an input voltage  $\geq V_{IH}$ , or left unconnected.
2. Pin 64 can be left unconnected and the device will always remain in active mode.

## Pin Configuration – 512K x 18, 100-pin TQFP



## Top View

### NOTES:

1. Pin 14 can either be directly connected to V<sub>DD</sub>, or connected to an input voltage  $\geq V_{IH}$ , or left unconnected.
2. Pin 64 can be left unconnected and the device will always remain in active mode.

## Pin Configuration – 256K x 36, 119 BGA

|   | 1     | 2                              | 3               | 4    | 5                       | 6                   | 7                 |
|---|-------|--------------------------------|-----------------|------|-------------------------|---------------------|-------------------|
| A | VDDQ  | A6                             | A4              | ADSP | A8                      | A16                 | VDDQ              |
| B | NC    | CS <sub>0</sub> <sup>(4)</sup> | A3              | ADSC | A9                      | A17                 | NC                |
| C | NC    | A7                             | A2              | VDD  | A12                     | A15                 | NC                |
| D | I/O16 | I/O18                          | VSS             | NC   | VSS                     | I/O2                | I/O15             |
| E | I/O17 | I/O18                          | VSS             | CE   | VSS                     | I/O13               | I/O14             |
| F | VDDQ  | I/O19                          | VSS             | OE   | VSS                     | I/O12               | VDDQ              |
| G | I/O20 | I/O21                          | BW <sub>3</sub> | ADV  | BW <sub>2</sub>         | I/O11               | I/O10             |
| H | I/O22 | I/O23                          | VSS             | GW   | VSS                     | I/O9                | I/O8              |
| J | VDDQ  | VDD                            | NC              | VDD  | NC                      | VDD                 | VDDQ              |
| K | I/O24 | I/O26                          | VSS             | CLK  | VSS                     | I/O6                | I/O7              |
| L | I/O25 | I/O27                          | BW <sub>4</sub> | NC   | BW <sub>1</sub>         | I/O4                | I/O5              |
| M | VDDQ  | I/O28                          | VSS             | BWE  | VSS                     | I/O3                | VDDQ              |
| N | I/O29 | I/O30                          | VSS             | A1   | VSS                     | I/O2                | I/O1              |
| P | I/O31 | I/O4                           | VSS             | A0   | VSS                     | I/O0                | I/O1              |
| R | NC    | A5                             | LBO             | VDD  | VDD / NC <sup>(1)</sup> | A13                 | NC                |
| T | NC    | NC                             | A10             | A11  | A14                     | NC                  | ZZ <sup>(2)</sup> |
| U | VDDQ  | TMS                            | TDI             | TCK  | TDO                     | TRST <sup>(3)</sup> | VDDQ              |

5290 drw 04

## Top View

## Pin Configuration – 512K x 18, 119 BGA

|   | 1     | 2                              | 3               | 4    | 5                       | 6                   | 7                 |
|---|-------|--------------------------------|-----------------|------|-------------------------|---------------------|-------------------|
| A | VDDQ  | A6                             | A4              | ADSP | A8                      | A16                 | VDDQ              |
| B | NC    | CS <sub>0</sub> <sup>(4)</sup> | A3              | ADSC | A9                      | A18                 | NC                |
| C | NC    | A7                             | A2              | VDD  | A13                     | A17                 | NC                |
| D | I/O8  | NC                             | VSS             | NC   | VSS                     | I/O7                | NC                |
| E | NC    | I/O9                           | VSS             | CE   | VSS                     | NC                  | I/O6              |
| F | VDDQ  | NC                             | VSS             | OE   | VSS                     | I/O5                | VDDQ              |
| G | NC    | I/O10                          | BW <sub>2</sub> | ADV  | VSS                     | NC                  | I/O4              |
| H | I/O11 | NC                             | VSS             | GW   | VSS                     | I/O3                | NC                |
| J | VDDQ  | VDD                            | NC              | VDD  | NC                      | VDD                 | VDDQ              |
| K | NC    | I/O12                          | VSS             | CLK  | VSS                     | NC                  | I/O2              |
| L | I/O13 | NC                             | VSS             | NC   | BW <sub>1</sub>         | I/O1                | NC                |
| M | VDDQ  | I/O14                          | VSS             | BWE  | VSS                     | NC                  | VDDQ              |
| N | I/O15 | NC                             | VSS             | A1   | VSS                     | I/O0                | NC                |
| P | NC    | I/O2                           | VSS             | A0   | VSS                     | NC                  | I/O1              |
| R | NC    | A5                             | LBO             | VDD  | VDD / NC <sup>(1)</sup> | A12                 | NC                |
| T | NC    | A10                            | A15             | NC   | A14                     | A11                 | ZZ <sup>(2)</sup> |
| U | VDDQ  | TMS                            | TDI             | TCK  | TDO                     | TRST <sup>(3)</sup> | VDDQ              |

5290 drw 05

## Top View

### NOTES:

1. R5 can either be directly connected to VDD, or connected to an input voltage  $\geq V_{IH}$ , or left unconnected.
2. T7 can be left unconnected and the device will always remain in active mode.
3. Pin U6 will be internally pulled to Vdd if not actively driven. To disable the TAP controller without interfering with normal operation, TRST should be tied low and TCK, TDI, and TMS should be pulled through a resistor to 3.3V. TDO should be left unconnected.
4. On future 18M devices CS<sub>0</sub> will be removed, B2 will be used for address expansion.

**Pin Configuration – 256K x 36, 165 fBGA<sup>1</sup>**

|   | 1                  | 2                 | 3               | 4                 | 5                 | 6                 | 7                | 8                 | 9                 | 10                | 11                |
|---|--------------------|-------------------|-----------------|-------------------|-------------------|-------------------|------------------|-------------------|-------------------|-------------------|-------------------|
| A | NC <sup>(3)</sup>  | A7                | $\overline{CE}$ | $\overline{BW}_3$ | $\overline{BW}_2$ | $\overline{CS}_1$ | $\overline{BWE}$ | $\overline{ADSC}$ | $\overline{ADV}$  | A8                | NC                |
| B | NC                 | A6                | CS0             | $\overline{BW}_4$ | $\overline{BW}_1$ | CLK               | $\overline{GW}$  | $\overline{OE}$   | $\overline{ADSP}$ | A9                | NC <sup>(3)</sup> |
| C | I/O <sub>3</sub>   | NC                | VDDQ            | VSS               | VSS               | VSS               | VSS              | VDDQ              | NC                | I/O <sub>2</sub>  |                   |
| D | I/O <sub>17</sub>  | I/O <sub>16</sub> | VDDQ            | VDD               | VSS               | VSS               | VSS              | VDD               | VDDQ              | I/O <sub>15</sub> | I/O <sub>14</sub> |
| E | I/O <sub>19</sub>  | I/O <sub>18</sub> | VDDQ            | VDD               | VSS               | VSS               | VSS              | VDD               | VDDQ              | I/O <sub>13</sub> | I/O <sub>12</sub> |
| F | I/O <sub>21</sub>  | I/O <sub>20</sub> | VDDQ            | VDD               | VSS               | VSS               | VSS              | VDD               | VDDQ              | I/O <sub>11</sub> | I/O <sub>10</sub> |
| G | I/O <sub>23</sub>  | I/O <sub>22</sub> | VDDQ            | VDD               | VSS               | VSS               | VSS              | VDD               | VDDQ              | I/O <sub>9</sub>  | I/O <sub>8</sub>  |
| H | VDD <sup>(1)</sup> | NC                | NC              | VDD               | VSS               | VSS               | VSS              | VDD               | NC                | NC                | ZZ <sup>(2)</sup> |
| J | I/O <sub>25</sub>  | I/O <sub>24</sub> | VDDQ            | VDD               | VSS               | VSS               | VSS              | VDD               | VDDQ              | I/O <sub>7</sub>  | I/O <sub>6</sub>  |
| K | I/O <sub>27</sub>  | I/O <sub>26</sub> | VDDQ            | VDD               | VSS               | VSS               | VSS              | VDD               | VDDQ              | I/O <sub>5</sub>  | I/O <sub>4</sub>  |
| L | I/O <sub>29</sub>  | I/O <sub>28</sub> | VDDQ            | VDD               | VSS               | VSS               | VSS              | VDD               | VDDQ              | I/O <sub>3</sub>  | I/O <sub>2</sub>  |
| M | I/O <sub>31</sub>  | I/O <sub>30</sub> | VDDQ            | VDD               | VSS               | VSS               | VSS              | VDD               | VDDQ              | I/O <sub>1</sub>  | I/O <sub>0</sub>  |
| N | I/O <sub>4</sub>   | NC                | VDDQ            | VSS               | NC                | NC <sup>(3)</sup> | NC               | VSS               | VDDQ              | NC                | I/O <sub>1</sub>  |
| P | NC                 | NC <sup>(3)</sup> | A5              | A2                | TDI               | A1                | TDO              | A10               | A13               | A14               | A17               |
| R | $\overline{LBO}$   | NC <sup>(3)</sup> | A4              | A3                | TMS               | A0                | TCK              | A11               | A12               | A15               | A16               |

5290 tbl 17a

**Pin Configuration – 512K x 18, 165 fBGA**

|   | 1                  | 2                 | 3               | 4                 | 5                 | 6                 | 7                | 8                 | 9                 | 10               | 11                |
|---|--------------------|-------------------|-----------------|-------------------|-------------------|-------------------|------------------|-------------------|-------------------|------------------|-------------------|
| A | NC <sup>(3)</sup>  | A7                | $\overline{CE}$ | $\overline{BW}_2$ | NC                | $\overline{CS}_1$ | $\overline{BWE}$ | $\overline{ADSC}$ | $\overline{ADV}$  | A8               | A10               |
| B | NC                 | A6                | CS0             | NC                | $\overline{BW}_1$ | CLK               | $\overline{GW}$  | $\overline{OE}$   | $\overline{ADSP}$ | A9               | NC <sup>(3)</sup> |
| C | NC                 | NC                | VDDQ            | VSS               | VSS               | VSS               | VSS              | VDDQ              | NC                | I/O <sub>1</sub> |                   |
| D | NC                 | I/O <sub>8</sub>  | VDDQ            | VDD               | VSS               | VSS               | VSS              | VDD               | VDDQ              | NC               | I/O <sub>7</sub>  |
| E | NC                 | I/O <sub>9</sub>  | VDDQ            | VDD               | VSS               | VSS               | VSS              | VDD               | VDDQ              | NC               | I/O <sub>6</sub>  |
| F | NC                 | I/O <sub>10</sub> | VDDQ            | VDD               | VSS               | VSS               | VSS              | VDD               | VDDQ              | NC               | I/O <sub>5</sub>  |
| G | NC                 | I/O <sub>11</sub> | VDDQ            | VDD               | VSS               | VSS               | VSS              | VDD               | VDDQ              | NC               | I/O <sub>4</sub>  |
| H | VDD <sup>(1)</sup> | NC                | NC              | VDD               | VSS               | VSS               | VSS              | VDD               | NC                | NC               | ZZ <sup>(2)</sup> |
| J | I/O <sub>12</sub>  | NC                | VDDQ            | VDD               | VSS               | VSS               | VSS              | VDD               | VDDQ              | I/O <sub>3</sub> | NC                |
| K | I/O <sub>13</sub>  | NC                | VDDQ            | VDD               | VSS               | VSS               | VSS              | VDD               | VDDQ              | I/O <sub>2</sub> | NC                |
| L | I/O <sub>14</sub>  | NC                | VDDQ            | VDD               | VSS               | VSS               | VSS              | VDD               | VDDQ              | I/O <sub>1</sub> | NC                |
| M | I/O <sub>15</sub>  | NC                | VDDQ            | VDD               | VSS               | VSS               | VSS              | VDD               | VDDQ              | I/O <sub>0</sub> | NC                |
| N | I/O <sub>2</sub>   | NC                | VDDQ            | VSS               | NC                | NC <sup>(3)</sup> | NC               | VSS               | VDDQ              | NC               | NC                |
| P | NC                 | NC <sup>(3)</sup> | A5              | A2                | TDI               | A1                | TDO              | A11               | A14               | A15              | A18               |
| R | $\overline{LBO}$   | NC <sup>(3)</sup> | A4              | A3                | TMS               | A0                | TCK              | A12               | A13               | A16              | A17               |

5290 tbl 17b

**NOTES:**

1. H1 can either be directly connected to VDD, or connected to an input voltage  $\geq V_{IH}$ , or left unconnected.
2. H11 can be left unconnected and the device will always remain in active mode.
3. Pins N6, B11, A1 R2 and P2 are reserved for 18M, 36M, 72M, 144M and 288M, respectively.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ( $V_{DD} = 2.5V \pm 5\%$ )

| Symbol     | Parameter   | Test Conditions                                    | Min. | Max. | Unit    |
|------------|---|--|------|------|---------|
| $ I_{IL} $ | Input Leakage Current   | $V_{DD} = \text{Max.}$ , $V_{IN} = 0V$ to $V_{DD}$ | —    | 5    | $\mu A$ |
| $ I_{LZ }$ | ZZ and $\overline{LB_O}$ Input Leakage Current <sup>(1)</sup> | $V_{DD} = \text{Max.}$ , $V_{IN} = 0V$ to $V_{DD}$ | —    | 30   | $\mu A$ |
| $ I_{LO} $ | Output Leakage Current  | $V_{OUT} = 0V$ to $V_{DDQ}$ , Device Deselected    | —    | 5    | $\mu A$ |
| $V_{OL}$   | Output Low Voltage  | $I_{OL} = +6mA$ , $V_{DD} = \text{Min.}$           | —    | 0.4  | V       |
| $V_{OH}$   | Output High Voltage   | $I_{OH} = -6mA$ , $V_{DD} = \text{Min.}$           | 2.0  | —    | V       |

NOTE:

5290 tbl 07

- The  $\overline{LB_O}$  pin will be internally pulled to  $V_{DD}$  if it is not actively driven in the application and the ZZ pin will be internally pulled to  $V_{SS}$  if not actively driven.

## DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup>

| Symbol    | Parameter                          | Test Conditions   | 200MHz | 183MHz | Unit |
|-----------|------------------------------------|---|--------|--------|------|
| $I_{DD}$  | Operating Power Supply Current     | Device Selected, Outputs Open, $V_{DD} = \text{Max.}$ , $V_{DDQ} = \text{Max.}$ , $V_{IN} \geq V_{IH}$ or $\leq V_{IL}$ , $f = f_{MAX}^{(2)}$     | 360    | 340    | mA   |
| $I_{SB1}$ | CMOS Standby Power Supply Current  | Device Deselected, Outputs Open, $V_{DD} = \text{Max.}$ , $V_{DDQ} = \text{Max.}$ , $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ , $f = 0^{(2,3)}$       | 40     | 40     | mA   |
| $I_{SB2}$ | Clock Running Power Supply Current | Device Deselected, Outputs Open, $V_{DD} = \text{Max.}$ , $V_{DDQ} = \text{Max.}$ , $V_{IN} \geq V_{HD}$ or $\leq V_{LD}$ , $f = f_{MAX}^{(2,3)}$ | 160    | 155    | mA   |
| $I_{ZZ}$  | Full Sleep Mode Supply Current     | $ZZ \geq V_{HD}$ , $V_{DD} = \text{Max.}$   | 40     | 40     | mA   |

NOTES:

5290 tbl 08

- All values are maximum guaranteed values.
- At  $f = f_{MAX}$ , inputs are cycling at the maximum frequency of read cycles of  $1/t_{cyc}$  while  $\overline{ADSC} = \text{LOW}$ ;  $f=0$  means no input lines are changing.
- For I/Os  $V_{HD} = V_{DDQ} - 0.2V$ ,  $V_{LD} = 0.2V$ . For other inputs  $V_{HD} = V_{DD} - 0.2V$ ,  $V_{LD} = 0.2V$ .

## AC Test Conditions

|                                |              |
|--------------------------------|--------------|
| Input Pulse Levels             | 0 to 2.5V    |
| Input Rise/Fall Times          | 2ns          |
| Input Timing Reference Levels  | $V_{DDQ}/2$  |
| Output Timing Reference Levels | $V_{DDQ}/2$  |
| AC Test Load                   | See Figure 1 |

5290 tbl 09

## AC Test Load




Figure 1. AC Test Load




Figure 2. Lumped Capacitive Load, Typical Derating

**Synchronous Truth Table<sup>(1,3)</sup>**

| Operation                    | Address Used | $\overline{CE}$ | $CS_0$ | $\overline{CS}_1$ | $\overline{ADSP}$ | $\overline{ADSC}$ | $\overline{ADV}$ | $\overline{GW}$ | $\overline{BWE}$ | $\overline{BWx}$ | $\overline{OE}$ (2) | CLK | I/O  |      |
|------------------------------|--------------|-----------------|--------|-------------------|-------------------|-------------------|------------------|-----------------|------------------|------------------|---------------------|-----|------|------|
| Deselected Cycle, Power Down | None         | H               | X      | X                 | X                 | L                 | X                | X               | X                | X                | X                   | -   | HI-Z |      |
| Deselected Cycle, Power Down | None         | L               | X      | H                 | L                 | X                 | X                | X               | X                | X                | X                   | -   | HI-Z |      |
| Deselected Cycle, Power Down | None         | L               | L      | X                 | L                 | X                 | X                | X               | X                | X                | X                   | -   | HI-Z |      |
| Deselected Cycle, Power Down | None         | L               | X      | H                 | X                 | L                 | X                | X               | X                | X                | X                   | -   | HI-Z |      |
| Deselected Cycle, Power Down | None         | L               | L      | X                 | X                 | L                 | X                | X               | X                | X                | X                   | -   | HI-Z |      |
| Read Cycle, Begin Burst      | External     | L               | H      | L                 | L                 | X                 | X                | X               | X                | X                | L                   | -   | DOUT |      |
| Read Cycle, Begin Burst      | External     | L               | H      | L                 | L                 | X                 | X                | X               | X                | X                | H                   | -   | HI-Z |      |
| Read Cycle, Begin Burst      | External     | L               | H      | L                 | H                 | L                 | X                | H               | H                | X                | L                   | -   | DOUT |      |
| Read Cycle, Begin Burst      | External     | L               | H      | L                 | H                 | L                 | X                | H               | L                | H                | L                   | -   | DOUT |      |
| Read Cycle, Begin Burst      | External     | L               | H      | L                 | H                 | L                 | X                | H               | L                | H                | H                   | -   | HI-Z |      |
| Write Cycle, Begin Burst     | External     | L               | H      | L                 | H                 | L                 | X                | H               | L                | L                | X                   | -   | DIN  |      |
| Write Cycle, Begin Burst     | External     | L               | H      | L                 | H                 | L                 | X                | L               | X                | X                | X                   | -   | DIN  |      |
| Read Cycle, Continue Burst   | Next         | X               | X      | X                 | H                 | H                 | L                | H               | H                | X                | L                   | -   | DOUT |      |
| Read Cycle, Continue Burst   | Next         | X               | X      | X                 | H                 | H                 | L                | H               | H                | X                | H                   | -   | HI-Z |      |
| Read Cycle, Continue Burst   | Next         | X               | X      | X                 | H                 | H                 | L                | H               | X                | H                | L                   | -   | DOUT |      |
| Read Cycle, Continue Burst   | Next         | X               | X      | X                 | H                 | H                 | L                | H               | X                | H                | H                   | -   | HI-Z |      |
| Read Cycle, Continue Burst   | Next         | H               | X      | X                 | X                 | H                 | L                | H               | H                | X                | L                   | -   | DOUT |      |
| Read Cycle, Continue Burst   | Next         | H               | X      | X                 | X                 | H                 | L                | H               | H                | X                | H                   | -   | HI-Z |      |
| Read Cycle, Continue Burst   | Next         | H               | X      | X                 | X                 | H                 | L                | H               | H                | X                | H                   | -   | DOUT |      |
| Read Cycle, Continue Burst   | Next         | H               | X      | X                 | X                 | H                 | L                | H               | H                | X                | H                   | -   | HI-Z |      |
| Write Cycle, Continue Burst  | Next         | X               | X      | X                 | H                 | H                 | L                | H               | L                | L                | X                   | -   | DIN  |      |
| Write Cycle, Continue Burst  | Next         | X               | X      | X                 | H                 | H                 | L                | L               | X                | X                | X                   | -   | DIN  |      |
| Write Cycle, Continue Burst  | Next         | H               | X      | X                 | X                 | H                 | L                | H               | L                | L                | X                   | -   | DIN  |      |
| Write Cycle, Continue Burst  | Next         | H               | X      | X                 | X                 | H                 | L                | L               | X                | X                | X                   | -   | DIN  |      |
| Read Cycle, Suspend Burst    | Current      | X               | X      | X                 | H                 | H                 | H                | H               | H                | X                | L                   | -   | DOUT |      |
| Read Cycle, Suspend Burst    | Current      | X               | X      | X                 | H                 | H                 | H                | H               | H                | X                | H                   | -   | HI-Z |      |
| Read Cycle, Suspend Burst    | Current      | X               | X      | X                 | H                 | H                 | H                | H               | H                | X                | H                   | -   | DOUT |      |
| Read Cycle, Suspend Burst    | Current      | X               | X      | X                 | H                 | H                 | H                | H               | H                | X                | H                   | -   | HI-Z |      |
| Read Cycle, Suspend Burst    | Current      | H               | X      | X                 | X                 | H                 | H                | H               | H                | H                | X                   | L   | -    | DOUT |
| Read Cycle, Suspend Burst    | Current      | H               | X      | X                 | X                 | H                 | H                | H               | H                | H                | X                   | H   | -    | HI-Z |
| Read Cycle, Suspend Burst    | Current      | H               | X      | X                 | X                 | H                 | H                | H               | H                | H                | X                   | H   | -    | DOUT |
| Read Cycle, Suspend Burst    | Current      | H               | X      | X                 | X                 | H                 | H                | H               | H                | H                | X                   | H   | -    | HI-Z |
| Write Cycle, Suspend Burst   | Current      | X               | X      | X                 | H                 | H                 | H                | H               | H                | L                | L                   | X   | -    | DIN  |
| Write Cycle, Suspend Burst   | Current      | X               | X      | X                 | H                 | H                 | H                | H               | H                | L                | X                   | X   | -    | DIN  |
| Write Cycle, Suspend Burst   | Current      | H               | X      | X                 | X                 | H                 | H                | H               | H                | L                | L                   | X   | -    | DIN  |
| Write Cycle, Suspend Burst   | Current      | H               | X      | X                 | X                 | H                 | H                | H               | H                | L                | L                   | X   | -    | DIN  |

## NOTES:

1. L =  $V_{IL}$ , H =  $V_{IH}$ , X = Don't Care.
2.  $\overline{OE}$  is an asynchronous input.
3. ZZ = low for this table.

5290tbl10

**Synchronous Write Function Truth Table<sup>(1,2)</sup>**

| Operation                   | $\overline{GW}$ | $\overline{BWE}$ | $\overline{BW}_1$ | $\overline{BW}_2$ | $\overline{BW}_3$ | $\overline{BW}_4$ |
|-----------------------------|-----------------|------------------|-------------------|-------------------|-------------------|-------------------|
| Read                        | H               | H                | X                 | X                 | X                 | X                 |
| Read                        | H               | L                | H                 | H                 | H                 | H                 |
| Write all Bytes             | L               | X                | X                 | X                 | X                 | X                 |
| Write all Bytes             | H               | L                | L                 | L                 | L                 | L                 |
| Write Byte 1 <sup>(3)</sup> | H               | L                | L                 | H                 | H                 | H                 |
| Write Byte 2 <sup>(3)</sup> | H               | L                | H                 | L                 | H                 | H                 |
| Write Byte 3 <sup>(3)</sup> | H               | L                | H                 | H                 | L                 | H                 |
| Write Byte 4 <sup>(3)</sup> | H               | L                | H                 | H                 | H                 | L                 |

5290 Ibl 11

**NOTES:**

1. L =  $V_{IL}$ , H =  $V_{IH}$ , X = Don't Care.
2.  $\overline{BW}_3$  and  $\overline{BW}_4$  are not applicable for the IDT71T67812.
3. Multiple bytes may be selected during the same cycle.

**Asynchronous Truth Table<sup>(1)</sup>**

| Operation <sup>(2)</sup> | $\overline{OE}$ | $\overline{ZZ}$ | I/O Status       | Power   |
|--------------------------|-----------------|-----------------|------------------|---------|
| Read                     | L               | L               | Data Out         | Active  |
| Read                     | H               | L               | High-Z           | Active  |
| Write                    | X               | L               | High-Z – Data In | Active  |
| Deselected               | X               | L               | High-Z           | Standby |
| Sleep Mode               | X               | H               | High-Z           | Sleep   |

5290 Ibl 12

**NOTES:**

1. L =  $V_{IL}$ , H =  $V_{IH}$ , X = Don't Care.
2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

**Interleaved Burst Sequence Table ( $\overline{LBO}=\overline{VDD}$ )**

|                               | Sequence 1 |    | Sequence 2 |    | Sequence 3 |    | Sequence 4 |    |
|-------------------------------|------------|----|------------|----|------------|----|------------|----|
|                               | A1         | A0 | A1         | A0 | A1         | A0 | A1         | A0 |
| First Address                 | 0          | 0  | 0          | 1  | 1          | 0  | 1          | 1  |
| Second Address                | 0          | 1  | 0          | 0  | 1          | 1  | 1          | 0  |
| Third Address                 | 1          | 0  | 1          | 1  | 0          | 0  | 0          | 1  |
| Fourth Address <sup>(1)</sup> | 1          | 1  | 1          | 0  | 0          | 1  | 0          | 0  |

5290 Ibl 13

**NOTE:**

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

**Linear Burst Sequence Table ( $\overline{LBO}=\overline{Vss}$ )**

|                               | Sequence 1 |    | Sequence 2 |    | Sequence 3 |    | Sequence 4 |    |
|-------------------------------|------------|----|------------|----|------------|----|------------|----|
|                               | A1         | A0 | A1         | A0 | A1         | A0 | A1         | A0 |
| First Address                 | 0          | 0  | 0          | 1  | 1          | 0  | 1          | 1  |
| Second Address                | 0          | 1  | 1          | 0  | 1          | 1  | 0          | 0  |
| Third Address                 | 1          | 0  | 1          | 1  | 0          | 0  | 0          | 1  |
| Fourth Address <sup>(1)</sup> | 1          | 1  | 0          | 0  | 0          | 1  | 1          | 0  |

5290 Ibl 14

**NOTE:**

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

**AC Electrical Characteristics**(V<sub>DD</sub> = 2.5V ±5%, TA = 0 to 70°C)


| Symbol   | Parameter                           | 200MHz |      | 183MHz |      | Unit |
|--|-------------------------------------|--------|------|--------|------|------|
|  |                                     | Min.   | Max. | Min.   | Max. |      |
| t <sub>CYC</sub>                               | Clock Cycle Time                    | 5      | —    | 5.5    | —    | ns   |
| t <sub>CH</sub> <sup>(1)</sup>                 | Clock High Pulse Width              | 2      | —    | 2.2    | —    | ns   |
| t <sub>CL</sub> <sup>(1)</sup>                 | Clock Low Pulse Width               | 2      | —    | 2.2    | —    | ns   |
| <b>Output Parameters</b>                       |                                     |        |      |        |      |      |
| t <sub>CD</sub>                                | Clock High to Valid Data            | —      | 3.1  | —      | 3.3  | ns   |
| t <sub>CDC</sub>                               | Clock High to Data Change           | 1.0    | —    | 1.0    | —    | ns   |
| t <sub>CLZ</sub> <sup>(2)</sup>                | Clock High to Output Active         | 0      | —    | 0      | —    | ns   |
| t <sub>CHZ</sub> <sup>(2)</sup>                | Clock High to Data High-Z           | 1.5    | 3.1  | 1.5    | 3.3  | ns   |
| t <sub>OE</sub>                                | Output Enable Access Time           | —      | 3.1  | —      | 3.3  | ns   |
| t <sub>OLZ</sub> <sup>(2)</sup>                | Output Enable Low to Output Active  | 0      | —    | 0      | —    | ns   |
| t <sub>OHZ</sub> <sup>(2)</sup>                | Output Enable High to Output High-Z | —      | 3.1  | —      | 3.3  | ns   |
| <b>Set Up Times</b>                            |                                     |        |      |        |      |      |
| t <sub>SA</sub>                                | Address Setup Time                  | 1.2    | —    | 1.5    | —    | ns   |
| t <sub>S</sub>                                 | Address Status Setup Time           | 1.2    | —    | 1.5    | —    | ns   |
| t <sub>SD</sub>                                | Data In Setup Time                  | 1.2    | —    | 1.5    | —    | ns   |
| t <sub>SW</sub>                                | Write Setup Time                    | 1.2    | —    | 1.5    | —    | ns   |
| t <sub>SAV</sub>                               | Address Advance Setup Time          | 1.2    | —    | 1.5    | —    | ns   |
| t <sub>SC</sub>                                | Chip Enable/Select Setup Time       | 1.2    | —    | 1.5    | —    | ns   |
| <b>Hold Times</b>                              |                                     |        |      |        |      |      |
| t <sub>HA</sub>                                | Address Hold Time                   | 0.4    | —    | 0.5    | —    | ns   |
| t <sub>HS</sub>                                | Address Status Hold Time            | 0.4    | —    | 0.5    | —    | ns   |
| t <sub>HD</sub>                                | Data In Hold Time                   | 0.4    | —    | 0.5    | —    | ns   |
| t <sub>HW</sub>                                | Write Hold Time                     | 0.4    | —    | 0.5    | —    | ns   |
| t <sub>HAV</sub>                               | Address Advance Hold Time           | 0.4    | —    | 0.5    | —    | ns   |
| t <sub>HC</sub>                                | Chip Enable/Select Hold Time        | 0.4    | —    | 0.5    | —    | ns   |
| <b>Sleep Mode and Configuration Parameters</b> |                                     |        |      |        |      |      |
| t <sub>ZPW</sub>                               | ZZ Pulse Width                      | 100    | —    | 100    | —    | ns   |
| t <sub>ZR</sub> <sup>(3)</sup>                 | ZZ Recovery Time                    | 100    | —    | 100    | —    | ns   |
| t <sub>CFG</sub> <sup>(4)</sup>                | Configuration Set-up Time           | 20     | —    | 22     | —    | ns   |

**NOTES:**

1. Measured as HIGH above V<sub>IH</sub> and LOW below V<sub>IL</sub>.
2. Transition is measured ±200mV from steady-state.
3. Device must be deselected when powered-up from sleep mode.
4. t<sub>CFG</sub> is the minimum time required to configure the device based on the LBO input. LBO is a static input and must not change during normal operation.

5290tbl15


## Timing Waveform of Pipelined Read Cycle<sup>(1,2)</sup>



**NOTES:**

1.  $O_1(Ax)$  represents the first output from the external address  $A_x$ .  $O_1(Ay)$  represents the next output data in the burst sequence of the base address  $A_y$ , etc. where  $A_0$  and  $A_1$  are advancing for the four word burst in the sequence defined by the state of the  $\overline{LB0}$  input.
2. ZZ input is LOW and  $\overline{LB0}$  is Don't Care for this cycle.
3. CS0 timing transitions are identical but inverted to the  $\overline{CE}$  and  $\overline{CS}_1$  signals. For example, when  $\overline{CE}$  and  $\overline{CS}_1$  are LOW on this waveform, CS0 is HIGH.


## Timing Waveform of Combined Pipelined Read and Write Cycles<sup>(1,2,3)</sup>



**NOTES:**

1. Device is selected through entire cycle;  $\overline{CE}$  and  $\overline{CS}_1$  are LOW,  $CS_0$  is HIGH.
2. ZZ input is LOW and LBO is Don't Care for this cycle.
3. O1 (Ay) represents the first output from the external address Ay; O1 (Az) represents the first output from the external address Az. O2 (Ax) represents the next output data in the burst sequence of the base address Ax, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the  $\overline{LBG}$  input.


## Timing Waveform of Write Cycle No. 1 — $\overline{\text{GW}}$ Controlled<sup>(1,2,3)</sup>



### NOTES:

1. ZZ input is LOW,  $\overline{\text{BWE}}$  is HIGH and  $\overline{\text{BO}}$  is Don't Care for this cycle.
2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ay) represents the first input from the external address Ay. I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the  $\overline{\text{BO}}$  input. In the case of input I2 (Ay) this data is valid for two cycles because  $\overline{\text{ADV}}$  is high and has suspended the burst.
3. CS0 timing transitions are identical but inverted to the  $\overline{\text{CE}}$  and  $\overline{\text{CS1}}$  signals. For example, when  $\overline{\text{CE}}$  and  $\overline{\text{CS1}}$  are LOW on this waveform, CS0 is HIGH.


## Timing Waveform of Write Cycle No. 2 — Byte Controlled<sup>(1,2,3)</sup>



NOTES:

1. ZZ input is LOW,  $\overline{GW}$  is HIGH and  $\overline{IBO}$  is Don't Care for this cycle.
2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ax) represents the first input from the external address Ax. I1 (Ay) represents the first input from the external address Ay; I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the  $\overline{IBO}$  input. In the case of input I2 (Ay) this data is valid for two cycles because  $\overline{ADV}$  is high and has suspended the burst.
3. CS<sub>0</sub> timing transitions are identical but inverted to the CE and CS<sub>1</sub> signals. For example, when CE and CS<sub>1</sub> are LOW on this waveform, CS<sub>0</sub> is HIGH.


## Timing Waveform of Sleep (ZZ) and Power-Down Modes<sup>(1,2,3)</sup>



**NOTES:**

1. Device must power up in deselected Mode
2.  $\overline{LBO}$  Is Don't Care for this cycle.
3. It is not necessary to retain the state of the input registers throughout the Power-down cycle.
4. CS<sub>0</sub> timing transitions are identical but inverted to the CE and CS<sub>1</sub> signals. For example, when CE and CS<sub>1</sub> are LOW on this waveform, CS<sub>0</sub> is HIGH.

## Non-Burst Read Cycle Timing Waveform




5290 drw 14

**NOTES:**

1. ZZ input is LOW, ADV is HIGH and LBO is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. For read cycles, ADSP and ADSC function identically and are therefore interchangeable.

## Non-Burst Write Cycle Timing Waveform





5290 drw 15



**NOTES:**

1. ZZ input is LOW, ADV and OE are HIGH, and LBO is Don't Care for this cycle.
2. (Ax) represents the data for address Ax, etc.
3. Although only GW writes are shown, the functionality of BWE and BWx together is the same as GW.
4. For write cycles, ADSP and ADSC have different limitations.


## 100-pin Thin Quad Plastic Flatpack (TQFP) Package Diagram Outline



## 119 Ball Grid Array (BGA) Package Diagram Outline



## 165 Fine Pitch Ball Grid Array (fBGA) Package Diagram Outline




TOLERANCES UNLESS SPECIFIED  
DECIMAL ANGULAR  
XX-X ± XXX-X  
XXX-X


APPROVALS DATE  
DRAWN 3/9 05/01/00  
CHECKED 3/9  
APPROVED 3/9

Integrated Device Technology, Inc.  
2075 Sandier Way, Santa Clara, CA 95051  
PHONE: (408) 727-6116 FAX: (408) 492-8674 TEL: 910-338-2070

TITLE BQ PACKAGE OUTLINE  
SIZE 13.0 X 15.0 mm BODY  
DRAWING No. PSC-4086 REV 00  
DO NOT SCALE DRAWING SHEET 1 OF 2



## Ordering Information



5290 drw 13

## Datasheet Document History

|          |           |  |
|----------|-----------|--|
| 12/31/99 |           | Created Datasheet  |
| 06/10/00 |           | Add new package offering, 13 x 15 fBGA   |
|          | Pg. 4     | Add capacitance for BGA package; Insert clarification note to Absolute Max Ratings and Recommended Operating Temperature tables. |
|          | Pg. 5-8   | Correct note 2 on BGA and TQFP pin configuration   |
|          | Pg. 7     | Replace Pin U6 with TRST pin in BGA pin configuration; Add pin description note in pinout  |
|          | Pg. 18    | Inserted 100 pin TQFP Package Diagram Outline  |
|          | Pg. 20    | Correction in the 119 BGA Package Diagram Outline  |
| 07/12/00 | Pg. 5,6,8 | Remove note from TQFP and BO165 pinouts  |
|          | Pg. 7     | Add/Remove note from BG119 pinout  |
|          | Pg. 20    | Update BG119 package Diagram Outline   |
| 07/16/01 | Pg. 9     | Updated ISB2 levels for 200Mhz - 183Mhz  |



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)

**for Tech Support:**  
[sramhelp@idt.com](mailto:sramhelp@idt.com)  
800-544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.