# FLASH MEMORY

CMOS

# 16M (2M × 8) BIT

# MBM29LV016T-96/-12/MBM29LV016B-96/-12

#### ■ FEATURES

- Single 3.0 V read, program and erase
   Minimizes system level power requirements
- Compatible with JEDEC-standard commands
   Uses same software commands as E<sup>2</sup>PROMs
- Compatible with JEDEC-standard world-wide pinouts
   40-pin TSOP (I) (Package suffix: PFTN-Normal Bend Type, PFTR-Reversed Bend Type)
- · Minimum 100,000 program/erase cycles
- · High performance

90 ns maximum access time

Sector erase architecture

One 16K byte, two 8K bytes, one 32K byte, and thirty-one 64K byte sectors in byte mode Any combination of sectors can be concurrently erased. Also supports full chip erase

- Boot Code Sector Architecture
  - T = Top sector
  - B = Bottom sector
- Embedded Erase™ Algorithms.

Automatically pre-programs and erases the chip or any sector

Embedded program™ Algorithms

Automatically programs and verifies data at specified address

- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready/Busy output (RY/BY)

Hardware method for detection of program or erase cycle completion

Automatic sleep mode

When addresses remain stable, automatically switches themselves to low power mode

- Low Vcc write inhibit ≤ 2.5 V
- Erase Suspend/Resume

Suspends the erase operation to allow a read data and/or program in another sector within the same device

· Sector protection


Hardware method disables any combination of sectors from program or erase operations

- Sector Protection set function by Extended sector protect command
- Temporary sector unprotection

Temporary sector unprotection via the RESET pin

• In accordance with CFI (Common Flash Memory Interface)

## **■ PACKAGE**



### **■** GENERAL DESCRIPTION

The MBM29LV016T/B is a 16M-bit, 3.0 V-only Flash memory organized as 2M bytes of 8 bits each. The MBM29LV016T/B is offered in a 40-pin TSOP packages. The device is designed to be programmed in-system with the standard system 3.0 V Vcc supply. 12.0 V VPP and 5.0 V Vcc are not required for write or erase operations. The device can also be reprogrammed in standard EPROM programmers.

The standard MBM29LV016T/B offers access times of 90 ns and 120 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the device has separate chip enable (CE), write enable (WE), and output enable (OE) controls.

The MBM29LV016T/B is pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29LV016T/B is programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margins. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margins.

Any individual sector is typically erased and verified in 1.0 second. (If already preprogrammed.)

The device also features a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29LV016T/B is erased when shipped from the factory.

The device features single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low  $V_{CC}$  detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by  $\overline{Data}$  Polling of  $\overline{DQ_7}$ , by the Toggle Bit feature on  $\overline{DQ_6}$ , or the  $\overline{RY/BY}$  output pin. Once the end of a program or erase cycle has been comleted, the device internally resets to the read mode.

The MBM29LV016T/B also has a hardware RESET pin. When this pin is driven low, execution of any Embedded Program Algorithm or Embedded Erase Algorithm is terminated. The internal state machine is then reset to the read mode. The RESET pin may be tied to the system reset circuitry. Therefore, if a system reset occurs during the Embedded Program Algorithm or Embedded Erase Algorithm, the device is automatically reset to the read mode and will have erroneous data stored in the address locations being programmed or erased. These locations need re-writing after the Reset. Resetting the device enables the system's microprocessor to read the boot-up firmware from the Flash memory.

Fujitsu's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29LV016T/B memory electrically erases all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

## **■ FLEXIBLE SECTOR-ERASE ARCHITECTURE**

- One 16K byte, two 8K bytes, one 32K byte, and thirty-one 64K bytes sectors.
- · Individual-sector, multiple-sector, or bulk-erase capability.
- Individual or multiple-sector protection is user definable.

Sector	Sector Size	(× 8) Address Range
SA0	64 Kbytes	00000H to 0FFFFH
SA1	64 Kbytes	10000H to 1FFFFH
SA2	64 Kbytes	20000H to 2FFFFH
SA3	64 Kbytes	30000H to 3FFFFH
SA4	64 Kbytes	40000H to 4FFFFH
SA5	64 Kbytes	50000H to 5FFFFH
SA6	64 Kbytes	60000H to 6FFFFH
SA7	64 Kbytes	70000H to 7FFFFH
SA8	64 Kbytes	80000H to 8FFFFH
SA9	64 Kbytes	90000H to 9FFFFH
SA10	64 Kbytes	A0000H to AFFFFH
SA11	64 Kbytes	B0000H to BFFFFH
SA12	64 Kbytes	C0000H to CFFFFH
SA13	64 Kbytes	D0000H to DFFFFH
SA14	64 Kbytes	E0000H to EFFFFH
SA15	64 Kbytes	F0000H to FFFFFH
SA16	64 Kbytes	100000H to 10FFFFH
SA17	64 Kbytes	110000H to 11FFFFH
SA18	64 Kbytes	120000H to 12FFFFH
SA19	64 Kbytes	130000H to 13FFFFH
SA20	64 Kbytes	140000H to 14FFFFH
SA21	64 Kbytes	150000H to 15FFFFH
SA22	64 Kbytes	160000H to 16FFFFH
SA23	64 Kbytes	170000H to 17FFFFH
SA24	64 Kbytes	180000H to 18FFFFH
SA25	64 Kbytes	190000H to 19FFFFH
SA26	64 Kbytes	1A0000H to 1AFFFFH
SA27	64 Kbytes	1B0000H to 1BFFFFH
SA28	64 Kbytes	1C0000H to 1CFFFFH
SA29	64 Kbytes	1D0000H to 1DFFFFH
SA30	64 Kbytes	1E0000H to 1EFFFFH
SA31	32 Kbytes	1F0000H to 1F7FFFH
SA32	8 Kbytes	1F8000H to 1F9FFFH
SA33	8 Kbytes	1FA000H to 1FBFFFH
SA34	16 Kbytes	1FC000H to 1FFFFFH

MBM29LV016T Top Boot Sector Architecture


Sector	Sector Size	(× 8) Address Range
SA0	16 Kbytes	00000H to 03FFFH
SA1	8 Kbytes	04000H to 05FFFH
SA2	8 Kbytes	06000H to 07FFFH
SA3	32 Kbytes	08000H to 0FFFFH
SA4	64 Kbytes	10000H to 1FFFFH
SA5	64 Kbytes	20000H to 2FFFFH
SA6	64 Kbytes	30000H to 3FFFFH
SA7	64 Kbytes	40000H to 4FFFFH
SA8	64 Kbytes	50000H to 5FFFFH
SA9	64 Kbytes	60000H to 6FFFFH
SA10	64 Kbytes	70000H to 7FFFFH
SA11	64 Kbytes	80000H to 8FFFFH
SA12	64 Kbytes	90000H to 9FFFFH
SA13	64 Kbytes	A0000H to AFFFFH
SA14	64 Kbytes	B0000H to BFFFFH
SA15	64 Kbytes	C0000H to CFFFFH
SA16	64 Kbytes	D0000H to DFFFFH
SA17	64 Kbytes	E0000H to EFFFFH
SA18	64 Kbytes	F0000H to FFFFFH
SA19	64 Kbytes	100000H to 10FFFFH
SA20	64 Kbytes	110000H to 11FFFFH
SA21	64 Kbytes	120000H to 12FFFFH
SA22	64 Kbytes	130000H to 13FFFFH
SA23	64 Kbytes	140000H to 14FFFFH
SA24	64 Kbytes	150000H to 15FFFFH
SA25	64 Kbytes	160000H to 16FFFFH
SA26	64 Kbytes	170000H to 17FFFFH
SA27	64 Kbytes	180000H to 18FFFFH
SA28	64 Kbytes	190000H to 19FFFFH
SA29	64 Kbytes	1A0000H to 1AFFFFH
SA30	64 Kbytes	1B0000H to 1BFFFFH
SA31	64 Kbytes	1C0000H to 1CFFFFH
SA32	64 Kbytes	1D0000H to 1DFFFFH
SA33	64 Kbytes	1E0000H to 1EFFFFH
SA34	64 Kbytes	1F0000H to 1FFFFFH

MBM29LV016B Bottom Boot Sector Architecture


## **■ PRODUCT LINE UP**

Pari	t No.	MBM29LV016T/MBM29LV016B					
Ordering Part No.	$Vcc = 3.0 V_{-0.3 V}^{+0.6 V}$	-90	-12				
Max. Address Access	Time (ns)	90	120				
Max. CE Access Time	(ns)	90	120				
Max. OE Access Time	e (ns)	35	50				

## **■ BLOCK DIAGRAM**



## **■ CONNECTION DIAGRAMS**



## **■ LOGIC SYMBOL**




Table 1 MBM29LV016T/B Pin Configuration

Pin	Function
Ao to A20	Address Inputs
DQo to DQ7	Data Inputs/Outputs
CE	Chip Enable
Œ	Output Enable
WE	Write Enable
RY/BY	Ready/Busy Output
RESET	Hardware Reset Pin/ Temporary Sector Unprotection
N.C.	Pin Not Connected Internally
Vss	Device Ground
Vcc	Device Power Supply

Table 2 MBM29LV016T/B User Bus Operation

Operation	CE	ŌE	WE	Αo	<b>A</b> 1	Аб	Аs	<b>A</b> 10	DQ <sub>0</sub> to DQ <sub>7</sub>	RESET
Auto-Select Manufacture Code (1)	L	L	Н	L	L	L	VID	L	Code	Н
Auto-Select Device Code (1)	L	L	Н	Н	L	L	VID	L	Code	Н
Read (3)	L	L	Н	Αo	Αı	<b>A</b> 6	<b>A</b> 9	<b>A</b> 10	<b>D</b> оит	Н
Standby	Н	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	Н
Output Disable	L	Н	Н	Х	Х	Х	Х	Х	HIGH-Z	Н
Write (Program/Erase)	L	Н	L	Αo	Αı	Ав	<b>A</b> 9	<b>A</b> 10	Din	Н
Enable Sector Protection (2), (4)	L	VID	ъ	L	Н	L	VID	Х	Х	Н
Verify Sector Protection (2), (4)	L	L	Н	L	Н	L	VID	L	Code	Н
Temporary Sector Unprotection (5)	Х	Х	Х	Х	Х	Х	Х	Х	Х	V <sub>ID</sub>
Reset (Hardware)/Standby	Х	Х	Х	Х	Х	Х	Х	Х	HIGH-Z	L

**Legend:** L = V<sub>IL</sub>, H = V<sub>I</sub>, X = V<sub>I</sub> or V<sub>I</sub>. ¬**L**= pulse input. See DC Characteristics for voltage levels.


**Notes:** 1. Manufacturer and device codes may also be accessed via a command register write sequence. See Table 6.

- 2. Refer to the section on Sector Protection.
- 3. WE can be VIL if OE is VIL, OE at VIH initiates the write operations.
- 4.  $Vcc = 3.3 V \pm 10\%$
- 5. It is also used for the extended sector protection.

## **■ ORDERING INFORMATION**

### **Standard Products**

Fujitsu standard products are available in several packages. The order number is formed by a combination of:



## **■ FUNCTIONAL DESCRIPTION**

#### Read Mode

The MBM29LV016T/B have two control functions which must be satisfied in order to obtain data at the outputs. CE is the power control and should be used for a device selection. OE is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (tacc) is equal to the delay from stable addresses to valid output data. The chip enable access time (tce) is the delay from stable addresses and stable  $\overline{CE}$  to valid data at the output pins. The output enable access time is the delay from the falling edge of  $\overline{OE}$  to valid data at the output pins. (Assuming the addresses have been stable for at least tacc - tce time.) See Figure 5.1 for timing specifications.

## Standby Mode

There are two ways to implement the standby mode on the MBM29LV016T/B devices, one using both the CE and RESET pins; the other via the RESET pin only.

When using both pins, a CMOS standby mode is achieved with  $\overline{CE}$  and  $\overline{RESET}$  inputs both held at  $Vcc\pm0.3$  V. Under this condition the current consumed is less than 5  $\mu A$  max. During Embedded Algorithm operation, Vcc Active current (Icc2) is required even  $\overline{CE}$  = "H". The device can be read with standard access time (Icc2) from either of these standby modes.

When using the RESET pin only, a CMOS standby mode is achieved with RESET input held at  $Vss \pm 0.3$  V (CE = "H" or "L"). Under this condition the current is consumed is less than  $5 \mu A$  max. Once the RESET pin is taken high, the device requires tent of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the OE input.

### **Automatic Sleep Mode**

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29LV016T/B data.

This mode can be used effectively with an application requested low power consumption such as handy terminals.

To activate this mode, MBM29LV016T/B automatically switch itself to low power mode when MBM29LV016T/B addresses remain stably during access time of 150 ns. It is not necessary to control  $\overline{CE}$ ,  $\overline{WE}$ , and  $\overline{OE}$  on the mode. Under the mode, the current consumed is typically 1  $\mu$ A (CMOS level).

Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system.

### Output Disable

With the  $\overline{OE}$  input at a logic high level ( $V_H$ ), output from the device is disabled. This will cause the output pins to be in a high impedance state.

#### Autoselect

The autoselect mode allows the reading out of a binary code from the device and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force V<sub>ID</sub> (11.5 V to 12.5 V) on address pin A<sub>9</sub>. Two identifier bytes may then be sequenced from the device outputs by toggling address A₀ from V<sub>IL</sub> to V<sub>IH</sub>. All addresses are DON'T CARES except A₀, A₁, A₆, and A₁₀. (See Table 3.1.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29LV016T/B are erased or programmed in a system without access to high voltage on the  $A_9$  pin. The command sequence is illustrated in Table 6. (Refer to Autoselect Command section.)

Byte 0 ( $A_0 = V_{IL}$ ) represents the manufacture's code (Fujitsu = 04H) and  $A_0 = V_{IH}$  represents the device identifier code (MBM29LV016T = C7H, MBM29LV016B = 4CH). All identifiers for manufactures and device will exhibit odd parity with DQ<sub>7</sub> defined as the parity bit. In order to read the proper device codes when executing the autoselect,  $A_1$  must be  $V_{IL}$ . (See Tables 3.1 and 3.2.)

The device code is C7H (for top boot block) or 4CH (for bottom boot block).

In order to determine which sectors are write protected,  $A_1$  must be at  $V_{1H}$  while running through the sector addresses; if the selected sector is protected, a logical '1' will be output on  $DQ_0$  ( $DQ_0 = 1$ ).

Table 3.1 MBM29LV016T/B Sector Protection Verify Autoselect Code

٦	Гуре	A <sub>13</sub> to A <sub>20</sub>	<b>A</b> 10	<b>A</b> 6	<b>A</b> 1	Αo	Code (HEX)
Manufacture's Code		Х	VıL	Vıl	V⊩	VıL	04H
Device Code MBM29LV016T		Х	VıL	VıL	Vı∟	Vін	C7H
Device Code	MBM29LV016B	Х	VıL	VıL	Vı∟	Vін	4CH
Sector Protection		Sector Addresses	VıL	VıL	ViH	VıL	01H*1

<sup>\*1:</sup> Outputs 01H at protected sector addresses and outputs 00H at unprotected sector addresses.

Table 3.2 Expanded Autoselect Code Table

	Code	D <b>Q</b> 7	DQ₅	DQ₅	DQ4	DQ₃	DQ <sub>2</sub>	DQ <sub>1</sub>	DQ₀	
Manufacture's Code		04H	0	0	0	0	0	1	0	0
Device Code	MBM29LV016T	C7H	1	1	0	0	0	1	1	1
Device Code	MBM29LV016B	4CH	0	1	0	0	1	1	0	0
Sector Protection		01H	0	0	0	0	0	0	0	1

Table 4 Sector Address Tables (MBM29LV016T)

Sector Address	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	(×8) Address Range
SA0	0	0	0	0	0	Х	Х	Х	00000H to 0FFFFH
SA1	0	0	0	0	1	Х	Х	Х	10000H to 1FFFFH
SA2	0	0	0	1	0	Х	Х	Х	20000H to 2FFFFH
SA3	0	0	0	1	1	Х	Х	Х	30000H to 3FFFFH
SA4	0	0	1	0	0	Х	Х	Х	40000H to 4FFFFH
SA5	0	0	1	0	1	Х	Х	Х	50000H to 5FFFFH
SA6	0	0	1	1	0	Х	Х	Х	60000H to 6FFFFH
SA7	0	0	1	1	1	Х	Х	Х	70000H to 7FFFFH
SA8	0	1	0	0	0	Х	Х	Х	80000H to 8FFFFH
SA9	0	1	0	0	1	Х	Х	Х	90000H to 9FFFFH
SA10	0	1	0	1	0	Х	Х	Х	A0000H to AFFFFH
SA11	0	1	0	1	1	Х	Х	Х	B0000H to BFFFFH
SA12	0	1	1	0	0	Х	Х	Х	C0000H to CFFFFH
SA13	0	1	1	0	1	Х	Х	Х	D0000H to DFFFFH
SA14	0	1	1	1	0	Х	Х	Х	E0000H to EFFFFH
SA15	0	1	1	1	1	Х	Х	Х	F0000H to FFFFFH
SA16	1	0	0	0	0	Х	Х	Х	100000H to 10FFFFH
SA17	1	0	0	0	1	Х	Х	Х	110000H to 11FFFFH
SA18	1	0	0	1	0	Х	Х	Х	120000H to 12FFFFH
SA19	1	0	0	1	1	Х	Х	Х	130000H to 13FFFFH
SA20	1	0	1	0	0	Х	Х	Х	140000H to 14FFFFH
SA21	1	0	1	0	1	Х	Х	Х	150000H to 15FFFFH
SA22	1	0	1	1	0	Х	Х	Х	160000H to 16FFFFH
SA23	1	0	1	1	1	Х	Х	Х	170000H to 17FFFFH
SA24	1	1	0	0	0	Х	Х	Х	180000H to 18FFFFH
SA25	1	1	0	0	1	Х	Х	Х	190000H to 19FFFFH
SA26	1	1	0	1	0	Х	Х	Х	1A0000H to 1AFFFFH
SA27	1	1	0	1	1	Х	Х	Х	1B0000H to 1BFFFFH
SA28	1	1	1	0	0	Х	Х	Х	1C0000H to 1CFFFFH
SA29	1	1	1	0	1	Х	Х	Х	1D0000H to 1DFFFFH
SA30	1	1	1	1	0	Х	Х	Χ	1E0000H to 1EFFFFH
SA31	1	1	1	1	1	0	Х	Х	1F0000H to 1F7FFFH
SA32	1	1	1	1	1	1	0	0	1F8000H to 1F9FFFH
SA33	1	1	1	1	1	1	0	1	1FA000H to 1FBFFFH
SA34	1	1	1	1	1	1	1	Х	1FC000H to 1FFFFFH

Table 5 Sector Address Tables (MBM29LV016B)

Sector Address	<b>A</b> 20	<b>A</b> 19	<b>A</b> 18	<b>A</b> 17	<b>A</b> 16	<b>A</b> 15	<b>A</b> 14	<b>A</b> 13	(×8) Address Range
SA0	0	0	0	0	0	0	0	Х	00000H to 03FFFH
SA1	0	0	0	0	0	0	1	0	04000H to 05FFFH
SA2	0	0	0	0	0	0	1	1	06000H to 07FFFH
SA3	0	0	0	0	0	1	0	Х	08000H to 0FFFFH
SA4	0	0	0	0	1	Х	Х	Х	10000H to 1FFFFH
SA5	0	0	0	1	0	Х	Х	Х	20000H to 2FFFFH
SA6	0	0	0	1	1	Х	Х	Х	30000H to 3FFFFH
SA7	0	0	1	0	0	Х	Х	Х	40000H to 4FFFFH
SA8	0	0	1	0	1	Х	Х	Х	50000H to 5FFFFH
SA9	0	0	1	1	0	Х	Х	Х	60000H to 6FFFFH
SA10	0	0	1	1	1	Х	Х	Х	70000H to 7FFFFH
SA11	0	1	0	0	0	Х	Х	Х	80000H to 8FFFFH
SA12	0	1	0	0	1	Х	Х	Х	90000H to 9FFFFH
SA13	0	1	0	1	0	Х	Х	Х	A0000H to AFFFFH
SA14	0	1	0	1	1	Х	Х	Х	B0000H to BFFFFH
SA15	0	1	1	0	0	Х	Х	Х	C0000H to CFFFFH
SA16	0	1	1	0	1	Х	Х	Х	D0000H to DFFFFH
SA17	0	1	1	1	0	Х	Х	X	E0000H to EFFFFH
SA18	0	1	1	1	1	Х	Х	Х	F0000H to FFFFFH
SA19	1	0	0	0	0	Х	Х	Х	100000H to 1FFFFFH
SA20	1	0	0	0	1	Х	Х	Х	110000H to 11FFFFH
SA21	1	0	0	1	0	Х	Х	Х	120000H to 12FFFFH
SA22	1	0	0	1	1	Х	Х	Х	130000H to 13FFFFH
SA23	1	0	1	0	0	Х	Х	Х	140000H to 14FFFFH
SA24	1	0	1	0	1	Х	Х	Х	150000H to 15FFFFH
SA25	1	0	1	1	0	Х	Х	Х	160000H to 16FFFFH
SA26	1	0	1	1	1	Х	Х	X	170000H to 17FFFFH
SA27	1	1	0	0	0	Х	Х	X	180000H to 18FFFFH
SA28	1	1	0	0	1	Х	Х	Х	190000H to 19FFFFH
SA29	1	1	0	1	0	Х	Х	Х	1A0000H to 1AFFFFH
SA30	1	1	0	1	1	Х	Х	Χ	1B0000H to 1BFFFFH
SA31	1	1	1	0	0	Х	Х	Х	1C0000H to 1CFFFFH
SA32	1	1	1	0	1	Х	Х	Х	1D0000H to 1DFFFFH
SA33	1	1	1	1	0	Х	Х	Х	1E0000H to 1EFFFFH
SA34	1	1	1	1	1	Х	Х	Х	1F0000H to 1FFFFFH

#### Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing WE to VIL, while CE is at VIL and OE is at VIH. Addresses are latched on the falling edge of WE or CE, whichever happens later; while data is latched on the rising edge of WE or CE, whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

### **Sector Protection**

The MBM29LV016T/B feature hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 34). The sector protection feature is enabled using programming equipment at the user's site. The device is shipped with all sectors unprotected.

To activate this mode, the programming equipment must force  $V_{1D}$  on address pin  $A_9$  and control pin  $\overline{OE}$ , (suggest  $V_{1D} = 11.5 \text{ V}$ ),  $\overline{CE} = V_{1L}$ ,  $A_0 = A_6 = V_{1L}$ , and  $A_1 = V_{1H}$ . The sector addresses ( $A_{20}$ ,  $A_{19}$ ,  $A_{18}$ ,  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ , and  $A_{13}$ ) should be set to the sector to be protected. Tables 4 and 5 define the sector address for each of the thirty five (35) individual sectors. Programming of the protection circuitry begins on the falling edge of the  $\overline{WE}$  pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the  $\overline{WE}$  pulse. See figures 13 and 21 for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force  $V_{\rm ID}$  on address pin  $A_9$  with  $\overline{\rm CE}$  and  $\overline{\rm OE}$  at  $V_{\rm IL}$  and  $\overline{\rm WE}$  at  $V_{\rm IH}$ . Scanning the sector addresses ( $A_{20}$ ,  $A_{19}$ ,  $A_{18}$ ,  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ , and  $A_{13}$ ) while ( $A_{10}$ ,  $A_6$ ,  $A_1$ ,  $A_0$ ) = (0, 0, 1, 0) will produce a logical "1" code at device output  $DQ_0$  for a protected sector. Otherwise the devices will read 00H for unprotected sector. In this mode, the lower order addresses, except for  $A_0$ ,  $A_1$ ,  $A_6$ , and  $A_{10}$  are DON'T CARES. Address locations with  $A_1 = V_{\rm IL}$  are reserved for Autoselect manufacturer and device codes.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02H, where the higher order addresses ( $A_{20}$ ,  $A_{19}$ ,  $A_{18}$ ,  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ , and  $A_{13}$ ) are the sector address will produce a logical "1" at DQ<sub>0</sub> for a protected sector. See Tables 3.1 and 3.2 for Autoselect codes.

### Temporary Sector Unprotection

This feature allows temporary unprotection of previously protected sectors of the MBM29LV016T/B devices in order to change data. The Sector Unprotection mode is activated by setting the RESET pin to high voltage (12 V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the 12 V is taken away from the RESET pin, all the previously protected sectors will be protected again. See figure 15 and 22.

Table 6 MBM29LV016T/B Standard Command Definitions

Command Sequence	Bus Write Cycles	Write   Write Cycle		Bu	Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Bus Cycle	Sixth Bus Write Cycle	
(Notes 1, 2, 3)	Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset (Note 5)	1	XXXH	FOH	_	_	_	_	_	_	_	_	_	_
Read/Reset (Note 5)	3	555H	ААН	2AAH	55H	555H	F0H	RA	RD		_		_
Autoselect	3	555H	ААН	2AAH	55H	555H	90H		_	_		_	_
Byte Program (Notes 3, 4)	4	555H	ААН	2AAH	55H	555H	АОН	PA	PD				_
Chip Erase	6	555H	ААН	2AAH	55H	555H	80H	555H	ААН	2AAH	55H	555H	10H
Sector Erase (Note 3)	6	555H	ААН	2AAH	55H	555H	80H	555H	ААН	2AAH	55H	SA	30H
Sector Erase Suspend	1	XXXH	ВОН										
Sector Erase Resume	1	XXXH	30H										

- **Notes:** 1. Address bits A<sub>11</sub> to A<sub>20</sub> = X = "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA).
  - 2. Bus operations are defined in Table 2.
  - 3. RA =Address of the memory location to be read.
    - PA =Address of the memory location to be programmed. Addresses are latched on the falling edge of the WE pulse.
    - SA =Address of the sector to be erased. The combination of A<sub>20</sub>, A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, and A<sub>13</sub> will uniquely select any sector.
  - 4. RD =Data read from location RA during read operation.
    - PD =Data to be programmed at location PA. Data is latched on the rising edge of WE.
  - 5. Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.

#### **Command Definitions**

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the devices to read mode. Table 6 defines the valid register command sequences. Note that the Erase Suspend (B0H) and Erase Resume (30H) commands are valid only while the sector Erase operation is in progress. Moreover, both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at  $DQ_0$  to  $DQ_7$  bits are ignored.

	IADIC / WIL		IOI/D EX	tenaea C	Ommana	Deminic	113		
Command	Bus Write	First Write	First Bus Write Cycle		Second Bus Write Cycle		l Bus Cycle	Fourth Bus Read Cycle	
Sequence	Cycles Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Fast Mode Set	3	555H	AAH	2AAH	55H	555H	20H	_	_
Fast Program *1	2	XXXH	A0H	PA	PD	_	_	_	_
Fast Mode Reset	2	XXXH	90H	XXXH	F0H	_	_	_	_
CFI *2	2	55H	98H	_	_	_	_	_	_
Extended Sector Protection	4	XXXH	60H	SPA	60H	SPA	40H	SPA	SD

Table 7 MBM29LV016T/B Extended Command Definitions

### Read/Reset Command

The read or reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the command register contents are altered.

The devices will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters. (See Figures 5.1 and 5.2.)

#### **Autoselect Command**

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A<sub>9</sub> to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register. Following the command write, a read cycle from address XX00H retrieves the manufacture code of 04H. A read cycle from address X001H returns the device code (MBM29LV016T = C7H, MBM29LV016B = 4CH). (See Tables 3.1 and 3.2.)

All manufacturer and device codes will exhibit odd parity with the MSB (DQ<sub>7</sub>) defined as the parity bit.

Sector state (protection or unprotection) will be informed address X0002H.

Scanning the sector addresses ( $A_{20}$ ,  $A_{19}$ ,  $A_{18}$ ,  $A_{17}$ ,  $A_{16}$ ,  $A_{15}$ ,  $A_{14}$ ,  $A_{13}$ ) while ( $A_{10}$ ,  $A_{6}$ ,  $A_{1}$ ,  $A_{0}$ ) = (0, 0, 1, 0) will produce a logical "1" at device output DQ<sub>0</sub> for a protected sector. The programming verification should be perform margin mode on the protected sector. (See Table 2.)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register, and also to write the Autoselect command during the operation, execute it after writing Read/Reset command sequence.

SPA: Sector address to be protected. Set sector address (SA) and  $(A_6, A_1, A_0) = (0, 1, 0)$ .

SD: Sector protection verify data. Output 01H at protected sector addresses and output 00H at unprotected sector addresses.

<sup>\*1:</sup> This command is valid while Fast Mode.

<sup>\*2:</sup> Addresses from system set to A₀ to A₀. The other address are "DON'T CARES".

## **Byte Programming**

The device is programmed on a byte-by-byte basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens later and the data is latched on the rising edge of  $\overline{CE}$  or  $\overline{WE}$ , whichever happens first. The rising edge of  $\overline{CE}$  or  $\overline{WE}$  (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on  $DQ_7$  is equivalent to data written to this bit at which time the device returns to the read mode and addresses are no longer latched. (See Table 8, Hardware Sequence Flags.) Therefore, the device requires that a valid address to the device be supplied by the system at this particular instance of time. Hence,  $\overline{Data}$  Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device (exceed timing limits), or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

Figure 17 illustrates the Embedded Program™ Algorithm using typical command strings and bus operations.

## Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Chip Erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the device will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last  $\overline{WE}$  pulse in the command sequence and terminates when the data on DQ7 is "1" (See Write Operation Status section.) at which time the device returns to read the mode.

Figure 18 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

#### Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of  $\overline{WE}$ , while the command (Data = 30H) is latched on the rising edge of  $\overline{WE}$ . After time-out of 50  $\mu s$  from the rising edge of the last Sector Erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on Table 6. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50  $\mu$ s, otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50  $\mu$ s from the rising edge of the last WE will initiate the execution of the Sector Erase command(s). If another falling edge of the WE occurs within the 50  $\mu$ s time-out window the timer is reset. (Monitor DQ3 to determine if the

sector erase timer window is still open, see section DQ<sub>3</sub>, Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the devices to the read mode, ignoring the previous command string. Resetting the devices once execution has begun will corrupt the data in that sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 34).

Sector erase does not require the user to program the devices prior to erase. The device automatically programs all memory locations in the sector(s) to be erased prior to electrical erase. When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the 50  $\mu$ s time out from the rising edge of the WE pulse for the last sector erase command pulse and terminates when the data on DQ $\tau$  is "1" (See Write Operation Status section) at which time the device returns to the read mode. Data polling must be performed at an address within any of the sectors being erased. Multiple Sector Erase Time; [Sector Program Time (Preprogramming) + Sector Erase Time]  $\times$  Number of Sector Erase.

Figure 18 illustrates the Embedded Erase™ Algorithm using typical command strings and bus operations.

## Erase Suspend/Resume

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or program to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are "DON'T CARES" when writing the Erase Suspend or Erase Resume commands.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 20  $\mu$ s to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/BY output pin and the DQ<sub>7</sub> bit will be at logic "1", and DQ<sub>6</sub> will stop toggling. The user must use the address of the erasing sector for reading DQ<sub>6</sub> and DQ<sub>7</sub> to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the device defaults to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ2 to toggle. (See the section on DQ2.)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This Program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause  $DQ_2$  to toggle. The end of the erase-suspended Program operation is detected by the RY/BY output pin,  $\overline{Data}$  polling of  $DQ_7$ , or the Toggle Bit ( $DQ_6$ ) which is the same as the regular Program operation. Note that  $DQ_7$  must be read from the Program address while  $DQ_6$  can be read from any address.

To resume the operation of Sector Erase, the Resume command (30H) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

#### **Extended Command**

#### (1) Fast Mode

MBM29LV016T/B has Fast Mode function. This mode dispenses with the initial two unlock cycles required in the standard program command sequence by writing Fast mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in normal command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. (Refer to the Figure 23 Extended algorithm.) The Vcc active current is required even  $\overline{CE} = V_{H}$  during Fast Mode.

### (2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program Setup command (A0H) and data write cycles (PA/PD). (Refer to the Figure 23 Extended algorithm.)

### (3) CFI (Common Flash Memory Interface)

The CFI (Common Flash Memory Interface) specification outlines device and host system software interrogation handshake which allows specific vender-specified software algorithms to be used for entire families of device. This allows device-independent, JEDEC ID-independent, and forward- and backward-compatible software support for the specified flash device families. Refer to CFI specification in detail.

The operation is initiated by writing the query command (98H) into the command register. Following the command write, a read cycle from specific address retrives device information. Refer to the CFI code table. To terminate operation, it is necessary to write the Read/Reset command sequence into the register.

### (4) Extended Sector Protection

In addition to normal sector protection, the MBM29LV016T/B has Extended Sector Protection as extended function. This function enable to protect sector by forcing V<sub>ID</sub> on RESET pin and write a command sequence. Unlike conventional procedure, it is not necessary to force V<sub>ID</sub> and control timing for control pins. The only RESET pin requires V<sub>ID</sub> for sector protection in this mode. The extended sector protect requires V<sub>ID</sub> on RESET pin. With this condition, the operation is initated by writing the Setup command (60H) into the command register. Then, the sector addresses pins (A<sub>20</sub>, A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, and A<sub>13</sub>) and (A<sub>10</sub>, A<sub>6</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 0, 1, 0) should be set to the sector to be protected (recommend to set V<sub>IL</sub> for the other addresses pins), and write extended sector protect command (60H). A sector is typically protected in 150 µs. To verify programming of the protection cicuitry, the sector addresses pins (A<sub>20</sub>, A<sub>19</sub>, A<sub>18</sub>, A<sub>17</sub>, A<sub>16</sub>, A<sub>15</sub>, A<sub>14</sub>, and A<sub>13</sub>) and (A<sub>10</sub>, A<sub>6</sub>, A<sub>1</sub>, A<sub>0</sub>) = (0, 0, 1, 0) should be set and write a command (40H). Following the command write, a logical "1" at device output DQ<sub>0</sub> will produce for protected sector in the read operation. If the output data is logical "0", please repeat to write extended sector protect command (60H) again. To terminate the opetation, it is necessary to set RESET pin to V<sub>IH</sub>.

## Write Operation Status

Table 8 Hardware Sequence Flags

		Status	DQ <sub>7</sub>	DQ₅	D <b>Q</b> ₅	DQ₃	DQ <sub>2</sub>
	Embedde	d Program Algorithm	DQ <sub>7</sub>	Toggle	0	0	1
	Embedde	d/Erase Algorithm	0	Toggle	0	1	Toggle
In Progress Erase Suspend	Erase Suspend Read Erase Suspended Sector)	1	1	0	0	Toggle	
		Erase Suspend Read (Non-Erase Suspended Sector)	Data	Data	Data	Data	Data
	Inidad	Erase Suspend Program (Non-Erase Suspended Sector)	DQ <sub>7</sub>	Toggle (Note 1)	0	0	1 (Note 2)
	Embedde	d Program Algorithm	DQ <sub>7</sub>	Toggle	1	0	1
Exceeded Time	Embedde	d/Erase Algorithm	0	Toggle	1	1	N/A
Limits		spend Program se Suspended Sector)	DQ <sub>7</sub>	Toggle	1	0	N/A

Notes: 1. Performing successive read operations from any address will cause DQ6 to toggle.

- 2. Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ<sub>2</sub> bit. However, successive reads from the erase-suspended sector will cause DQ<sub>2</sub> to toggle.
- 3. DQo and DQ1 are reserve pins for future use.
- 4. DQ4 is Fujitsu internal use only.

#### $DQ_7$

## Data Polling

The MBM29LV016T/B devices feature  $\overline{Data}$  Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm, an attempt to read the device will produce the complement of the data last written to  $DQ_7$ . Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to  $DQ_7$ . During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the  $DQ_7$  output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the  $DQ_7$  output. The flowchart for  $\overline{Data}$  Polling ( $DQ_7$ ) is shown in Figure 19.

For chip erase and sector erase, the  $\overline{\text{Data}}$  Polling is valid after the rising edge of the sixth  $\overline{\text{WE}}$  pulse in the six write pulse sequence.  $\overline{\text{Data}}$  Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the MBM29LV016T/B data pins ( $\overline{\text{DQ}_7}$ ) may change asynchronously while the output enable ( $\overline{\text{OE}}$ ) is asserted low. This means that the device is driving status information on  $\overline{\text{DQ}_7}$  at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the  $\overline{\text{DQ}_7}$  output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and  $\overline{\text{DQ}_7}$  has a valid data, the data outputs on  $\overline{\text{DQ}_0}$  to  $\overline{\text{DQ}_6}$  may be still invalid. The valid data on  $\overline{\text{DQ}_0}$  to  $\overline{\text{DQ}_7}$  will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm, or sector erase time-out. (See Table 8.)

See Figure 9 for the Data Polling timing specifications and diagrams.

### DQ₅

## Toggle Bit I

The MBM29LV016T/B also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read (OE toggling) data from the devices will result in DQ6 toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ6 will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth WE pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth WE pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about  $2 \mu s$  and then stop toggling without the data having changed. In erase, the device will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 50  $\mu s$  and then drop back into read mode, having changed none of the data.

Either  $\overline{CE}$  or  $\overline{OE}$  toggling will cause the DQs to toggle. In addition, an Erase Suspend/Resume command will cause the DQs to toggle.

See Figure 10 and Figure 20 for the Toggle Bit I timing specifications and diagrams.

### DQ<sub>5</sub>

## **Exceeded Timing Limits**

 $DQ_5$  will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions  $DQ_5$  will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed.  $\overline{Data}$  Polling  $DQ_7$ ,  $DQ_6$  is the only operating function of the device under this condition. The  $\overline{CE}$  circuit will partially power down the device under these conditions (to approximately 2 mA). The  $\overline{OE}$  and  $\overline{WE}$  pins will control the output disable functions as described in Table 2.

The  $DQ_5$  failure condition may also appear if a user tries to program a non blank location without erasing. In this case the device locks out and never completes the Embedded Algorithm operation. Hence, the system never reads a valid data on  $DQ_7$  bit and  $DQ_6$  never stops toggling. Once the device has exceeded timing limits, the  $DQ_5$  bit will indicate a "1" Please note that this is not a device failure condition since the device was incorrectly used. If this occurs, reset the device with command sequence.

#### DQ<sub>3</sub>

#### **Sector Erase Timer**

After the completion of the initial Sector Erase command sequence the sector erase time-out will begin. DQ<sub>3</sub> will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial Sector Erase command sequence.

If Data Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ<sub>3</sub> may be used to determine if the sector erase timer window is still open. If DQ<sub>3</sub> is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit I. If DQ<sub>3</sub> is low ("0"), the device will accept additional Sector Erase commands. To insure the command has been accepted, the system software should check the status of DQ<sub>3</sub> prior to and following each subsequent sector erase command. If DQ<sub>3</sub> were high on the second status check, the command may not have been accepted.

See Table 8: Hardware Sequence Flags.

#### $DQ_2$

### Toggle Bit II

This Toggle Bit II, along with DQ6, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause  $DQ_2$  to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause  $DQ_2$  to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the  $DQ_2$  bit.

DQ<sub>6</sub> is different from DQ₂ in that DQ<sub>6</sub> toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress.

For example, DQ<sub>2</sub> and DQ<sub>6</sub> can be used together to determine the erase-suspend-read mode. (DQ<sub>2</sub> toggles while DQ<sub>6</sub> does not.) See also above Table 9 and Figure 16.

Furthermore, DQ<sub>2</sub> can also be used to determine which sector is being erased. When the devices are in the erase mode, DQ<sub>2</sub> toggles if this bit is read from the erasing sector.

Table 9 Toggle Bit Status

Mode	DQ <sub>7</sub>	DQ <sub>6</sub>	DQ <sub>2</sub>
Program	DQ <sub>7</sub>	Toggle	1
Erase	0	Toggle	Toggle
Erase-Suspend Read (Erase-Suspended Sector) (Note 1)	1	1	Toggle
Erase-Suspend Program	DQ <sub>7</sub>	Toggle (Note 1)	1 (Note 2)

Notes: 1. Performing successive read operations from any address will cause DQ6 to toggle.

2. Reading the address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ<sub>2</sub> bit. However, successive reads from the erase-suspended sector will cause DQ<sub>2</sub> to toggle.

### RY/BY

## Ready/Busy Pin

The MBM29LV016T/B provide a RY/BY open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or has been completed. If the output is low, the device is busy with either a program or erase operation. If the output is high, the device is ready to accept any read/write or erase operation. When the RY/BY pin is low, the device will not accept any additional program or erase commands with the exception of the Erase Suspend command. If the MBM29LV016T/B are placed in an Erase Suspend mode, the RY/BY output will be high, by means of connecting with a pull up resistor to Vcc.

During programming, the RY/BY pin is driven low after the rising edge of the fourth WE pulse. During an erase operation, the RY/BY pin is driven low after the rising edge of the sixth WE pulse. The RY/BY pin will indicate a busy condition during the RESET pulse. See Figure 11 and 12 for a detailed timing diagram. The RY/BY pin is pulled high in stadby mode.

Since this is an open-drain output, RY/BY pins can be tied together in parallel with a pull-up resistor to Vcc.

#### RESET

### Hardware Reset Pin

The MBM29LV016T/B devices may be reset by driving the RESET pin to VIL. The RESET pin has a pulse requirement and has to be kept low (VIL) for at least 500 ns in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode tready after the RESET pin is driven low. Furthermore, once the RESET pin goes high, the devices requires an additional trib before it will allow read access. When the RESET pin is low, the device will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/BY output signal should be ignored during the RESET pulse. See Figure 12 for the timing diagram. Refer to Temporary Sector Unprotection for additional functionality.

If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector(s) cannot be used.

#### **Data Protection**

The MBM29LV016T/B are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the device automatically resets the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The devices also incorporates several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

#### Low Vcc Write Inhibit

To avoid initiation of a write cycle during  $V_{\rm CC}$  power-up and power-down, a write cycle is locked out for  $V_{\rm CC}$  less than 2.3 V (typically 2.4 V). If  $V_{\rm CC} < V_{\rm LKO}$ , the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the Read mode. Subsequent writes will be ignored until the  $V_{\rm CC}$  level is greater than  $V_{\rm LKO}$ . It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when  $V_{\rm CC}$  is above 2.3 V.

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

### Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on OE, CE, or WE will not initiate a write cycle.

## Logical Inhibit

Writing is inhibited by holding any one of  $\overline{OE} = V_{IL}$ ,  $\overline{CE} = V_{IH}$ , or  $\overline{WE} = V_{IH}$ . To initiate a write cycle  $\overline{CE}$  and  $\overline{WE}$  must be a logical zero while  $\overline{OE}$  is a logical one.

## Power-up Write Inhibit

Power-up of the device with  $\overline{WE} = \overline{CE} = V_{IL}$  and  $\overline{OE} = V_{IH}$  will not accept commands on the rising edge of  $\overline{WE}$ . The internal state machine is automatically reset to the read mode on power-up.

Table 10 MBM29LV016T/B Common Flash Interface Code

Description	Ao to As	DQ <sub>0</sub> to DQ <sub>7</sub>	Description	Ao to As	DQ <sub>0</sub> to DQ <sub>7</sub>
0	10H	51H		2DH	00H
Query-unique ASCII string "QRY"	11H	52H	Erase Block Region 1	2EH	00H
4111	12H	59H	Information	2FH	40H
Primary OEM Command	13H	02H		30H	00H
Set 02h:AMD/FJ standard type	14H	00H		31H	01H
Address for Primary	15H	40H	Erase Block Region 2 Information	32H	00H
Extended Table	16H	00H	mormation	33H	20H
Alternate OEM Command	17H	00H		34H	00H
Set (00H = not applicable)	18H	00H		35H	00H
Address for Alternate OEM	19H	00H	Erase Block Region 3	36H	00H
Extended Table	1AH	00H	Information	37H	80H
Vcc Min. (write/erase)				38H	00H
D <sub>7</sub> to D <sub>4</sub> : volt	1BH	27H		39H	1EH
D <sub>3</sub> to D <sub>0</sub> : 100 m volt			Erase Block Region 4	зан	00H
Vcc Max. (write/erase)			Information	звн	00H
D <sub>7</sub> to D <sub>4</sub> : volt	1CH	36H		3CH	01H
D <sub>3</sub> to D <sub>0</sub> : 100 m volt				40H	50H
V <sub>PP</sub> Min. voltage	1DH	00H	Query-unique ASCII string "PRI"	41H	52H
V <sub>PP</sub> Max. voltage	1EH	00H	rni	42H	49H
Typical time-out per single byte/word write 2 <sup>N</sup> μs	1FH	04H	Major version number, ASCII	43H	31H
Typical time-out for Min. size buffer write 2 <sup>N</sup> μs	20H	оон	Minor version number, ASCII	44H	30H
Typical time-out per individual block erase 2 <sup>N</sup> ms	21H	0AH	Address Sensitive Unlock 0 = Required	45H	оон
Typical time-out for full chip erase 2 <sup>N</sup> ms	22H	оон	1 = Not Required Erase Suspend		
Max. time-out for byte/word write 2 <sup>N</sup> times typical	23H	05H	0 = Not Supported 1 = To Read Only 2 = To Read & Write	46H	02H
Max. time-out for buffer write 2 <sup>N</sup> times typical	24H	оон	Sector Protection 0 = Not Supported		
Max. time-out per individual block erase 2 <sup>N</sup> times typical	25H	04H	X = Number of sectors in per group	47H	01H
Max. time-out for full chip erase 2 <sup>N</sup> times typical	26H	оон	Sector Temporary Unprotection	40U	01H
Device size = 2 <sup>N</sup> byte	27H	15H	00 = Not Supported 01 = Supported	48H	OTH
Flash Device Interface	28H	00H		49H	XXH
description	29H	00H	Posonio	4AH	XXH
Max. number of byte in	2AH	00H	Reserve	4BH	XXH
multi-byte write = 2 <sup>N</sup>	2BH	00H		4CH	XXH
Number of Erase Block Regions within device	2CH	04H			

### ■ ABSOLUTE MAXIMUM RATINGS

Storage Temperature	55°C to +125°C
Ambient Temperature with Power Applied	40°C to +85°C
Voltage with respect to Ground All pins except A <sub>9</sub> , OE, and RESET (Note 1)	0.5 V to +Vcc+0.5 V
Vcc (Note 1)	0.5 V to +5.5 V
A <sub>9</sub> , OE, and RESET (Note 2)	0.5 V to +13.0 V

- Notes: 1. Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may negative overshoot Vss to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are Vcc +0.5 V. During voltage transitions, outputs may positive overshoot to Vcc +2.0 V for periods of up to 20 ns.
  - 2. Minimum DC input voltage on A<sub>9</sub>, OE, and RESET pins are −0.5 V. During voltage transitions, A<sub>9</sub>, OE, and RESET pins may negative overshoot Vss to −2.0 V for periods of up to 20 ns. Maximum DC input voltage on A<sub>9</sub>, OE, and RESET pins are +13.0 V which may positive overshoot to 14.0 V for periods of up to 20 ns. Voltage difference between input voltage and supply voltage (V<sub>IN</sub> V<sub>CC</sub>) do not exceed 9 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

### ■ RECOMMENDED OPERATING RANGES

Ambient Temperature (T<sub>A</sub>)

Ambient Temperature for MBM29LV016T/B-90.....-20°C to +70°C

Ambient Temperature for MBM29LV016T/B-12....-40°C to +85°C

Vcc Supply Voltages.....+2.7 V to +3.6 V


Operating ranges define those limits between which the functionality of the device is quaranteed.


WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.


Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## **■ MAXIMUM OVERSHOOT**







## **■ DC CHARACTERISTICS**

Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Unit
lu	Input Leakage Current	VIN = Vss to Vcc, Vcc = Vcc Max.	-1.0	+1.0	μΑ
Ito	Output Leakage Current	Vout = Vss to Vcc, Vcc = Vcc Max.	-1.0	+1.0	μΑ
Іит	A <sub>9</sub> , OE, RESET Inputs Leakage Current	Vcc = Vcc Max., A <sub>9</sub> , OE, RESET = 12.5 V	_	35	μА
Icc1	Vcc Active Current (Note 1)	CE = V <sub>IL</sub> , OE = V <sub>IH</sub> , f = 10 MHz		30	mA
ICC1	Voc Active Current (Note 1)	CE = V <sub>IL</sub> , OE = V <sub>IH</sub> , f = 5 MHz	_	15	mA
Icc2	Vcc Active Current (Note 2)	CE = VIL, OE = VIH	_	35	mA
Іссз	Vcc Current (Standby)	Vcc = Vcc Max., $\overline{CE}$ = Vcc $\pm 0.3$ V, RESET = Vcc $\pm 0.3$ V	_	5	μА
Icc4	Vcc Current during Reset (Standby, RESET)	Vcc = Vcc Max., RESET = Vss±0.3 V	_	5	μА
Iccs	Vcc Current (Automatic Sleep Mode) (Note 3)	Vcc = Vcc Max., RESET = Vcc ±0.3 V, CE = Vss ±0.3 V, V <sub>IN</sub> = Vcc ±0.3 V or Vss ±0.3 V		5	μΑ
VIL	Input Low Level	_	-0.5	0.6	٧
Vн	Input High Level	_	2.0	Vcc + 0.3	٧
VıD	Voltage for Autoselect, Sector Protection and Temporary Sector Unprotection (A <sub>9</sub> , OE, RESET) (Note 4)	_	11.5	12.5	٧
Vol	Output Low Voltage Level	lot = 4.0 mA, Vcc = Vcc Min.	_	0.45	٧
Vон1	Output High Voltage Level	lон = −2.0 mA, Vcc = Vcc Min.	2.4	_	٧
V <sub>OH2</sub>	Output High Voltage Level	Іон = -100 μA, Vcc = Vcc Min.	Vcc - 0.4	_	٧
<b>V</b> LKO	Low Vcc Lock-Out Voltage	_	2.3	2.5	٧

Notes: 1. The loc current listed includes both the DC operating current and the frequency dependent component.

- 2. lcc active while Embedded Erase or Embedded Program is in progress.
- 3. Automatic sleep mode enables the low power mode when address remain stable for 150 ns.
- 4. (VID VCC) do not exceed 9 V.

## **■ AC CHARACTERISTICS**

· Read Only Operations Characteristics


	meter ibols	Description	Test Setup		-90 (Note)	-12 (Note)	Unit
JEDEC	Standard				(Note)	(NOIC)	
tavav	trc	Read Cycle Time	_	Min.	90	120	ns
tavov	tacc	Address to Output Delay	CE = VIL OE = VIL	Мах.	90	120	ns
<b>t</b> ELQV	tce	Chip Enable to Output Delay	OE = VIL	Мах.	90	120	ns
tgLQV	toe	Output Enable to Output Delay	_	Мах.	35	50	ns
tehqz	tor	Chip Enable to Output HIGH-Z	_	Мах.	30	30	ns
tgHQZ	tor	Output Enable to Output HIGH-Z	_	Max.	30	30	ns
taxox	tон	Output Hold Time From Address, CE or OE, Whichever Occurs First	_	Min.	0	0	ns
_	†READY	RESET Pin Low to Read Mode	_	Мах.	20	20	μs

Note: Test Conditions: Output Load: 1 TTL gate and 30 pF (MBM29LV016T/B-90)

1 TTL gate and 100 pF (MBM29LV016T/B-12)

Input rise and fall times: 5 ns Input pulse levels: 0.0 V to 3.0 V Timing measurement reference level

Input: 1.5 V Output: 1.5 V



**Notes:** CL = 30 pF including jig capacitance (MBM29LV016T/B-90) CL = 100 pF including jig capacitance (MBM29LV016T/B-12)

Figure 4 Test Conditions

## • Write (Erase/Program) Operations

Parameter Symbols		Description		-90	-12	Unit	
JEDEC	Standard		Besonption			-12	0,,,
tavav	twc	Write Cycle Tim	ne	Min.	90	120	ns
tavwl	tas	Address Setup	Time	Min.	0	0	ns
twLax	tан	Address Hold T	ime	Min.	45	50	ns
tоvwн	tos	Data Setup Tim	е	Min.	45	50	ns
twndx	tон	Data Hold Time		Min.	0	0	ns
_	toes	Output Enable \$	Setup Time	Min.	0	0	ns
	tosu	Output Enable	Read	Min.	0	0	ns
_	tоен	Hold Time	Toggle and Data Polling	Min.	10	10	ns
†GHWL	†GHWL	Read Recover OE High to WE	Fime Before Write	Min.	0	0	ns
<b>t</b> GHEL	†GHEL	Read Recover OE High to CE	Time Before Write Low)	Min.	0	0	ns
<b>t</b> ELWL	tcs	CE Setup Time		Min.	0	0	ns
twlel	tws	WE Setup Time	,	Min.	0	0	ns
<b>t</b> wheh	tсн	CE Hold Time		Min.	0	0	ns
<b>t</b> EHWH	twн	WE Hold Time		Min.	0	0	ns
twLwH	twp	Write Pulse Width		Min.	45	50	ns
<b>t</b> ELEH	tcp	CE Pulse Width		Min.	45	50	ns
twhwL	twp+	Write Pulse Wid	dth High	Min.	25	30	ns
<b>t</b> EHEL	tсрн	CE Pulse Width	ı High	Min.	25	30	ns
†whwh1	ţwhwh1	Programming C	peration	Тур.	8	8	μя
†whwh2	ţwhwh2	Sector Erase O	peration (Note 1)	Тур.	1	1	se
_	teoe	Delay Time fron	n Embedded Output Enable	Max.	90	120	ns
_	tvcs	Vcc Setup Time		Min.	50	50	με
_	ţvlht	Voltage Transition	on Time (Note 2)	Min.	4	4	μя
_	<b>tw</b> PP	Write Pulse Wid	th (Note 2)	Min.	100	100	με
_	toesp	OE Setup Time	to WE Active (Note 2)	Min.	4	4	μя
	tcsp	CE Setup Time	to WE Active (Note 2)	Min.	4	4	με
_	tяв	Recover Time F	rom RY/BY	Min.	0	0	ns
_	tвн	RESET Hold Ti	me Before Read	Min.	200	200	ns

(Continued)

## (Continued)


Parameter Symbols		-90	-12	Unit		
JEDEC	Standard	Description	-90	-12	UIIIL	
_	<b>t</b> BUSY	Program/Erase Valid to RY/BY Delay	Мах.	90	90	ns
_	†vidr	Rise Time to V <sub>ID</sub> (Note 2)	Min.	500	500	ns
_	<b>t</b> RP	RESET Pulse Width	Min.	500	500	ns


Notes: 1. This does not include the preprogramming time.


2. This timing is for Sector Protection operation.


## **■ SWITCHING WAVEFORMS**

· Key to Switching Waveforms










Notes: 1. PA is address of the memory location to be programmed.

- 2. PD is data to be programmed at byte address.
- 3.  $\overline{DQ}_7$  is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.


Figure 6 AC Waveforms for Alternate WE Controlled Program Operations




Notes: 1. PA is address of the memory location to be programmed.

- 2. PD is data to be programmed at byte address.
- 3.  $\overline{DQ}_7$  is the output of the complement of the data written to the device.
- 4. Dout is the output of the data written to the device.
- 5. Figure indicates last two bus cycles out of four bus cycle sequence.


Figure 7 AC Waveforms for Alternate CE Controlled Program Operations








\* : DQ<sub>7</sub> = Valid Data (The device has completed the Embedded operation.)


Figure 9 AC Waveforms for Data Polling during Embedded Algorithm Operations




























Figure 19 Data Polling Algorithm


\* :  $DQ_7$  is rechecked even if  $DQ_5$  = "1" because  $DQ_7$  may change simultaneously with  $DQ_5$ .



\* : DQ $_6$  is rechecked even if DQ $_5$  = "1" because DQ $_6$  may stop toggling at the same time as DQ $_5$  changing to "1".

Figure 20 Toggle Bit Algorithm







Notes: 1. All protected sectors are unprotected.

2. All previously protected sectors are protected once again.

Figure 22 Temporary Sector Unprotection Algorithm





#### ■ ERASE AND PROGRAMMING PERFORMANCE


Parameter	Limits			Unit	Comments	
Parameter	Min.	Тур.	Max.	Ullit	Confinents	
Sector Erase Time		1	15	sec	Excludes programming time prior to erasure	
Byte Programming Time	_	8	3,600	μs	Excludes system-level overhead	
Chip Programming Time	_	16.8	100	sec	Excludes system-level overhead	
Erase/Program Cycle	100,000	_	_	cycles	<del>-</del>	


#### **■ TSOP (I) PIN CAPACITANCE**

Parameter Symbol	Parameter Description	Test Setup	Тур.	Max.	Unit
Cin	Input Capacitance	VIN = 0	T.B.D.	T.B.D.	pF
Соит	Output Capacitance	<b>V</b> оит = <b>0</b>	T.B.D.	T.B.D.	pF
C <sub>IN2</sub>	Control Pin Capacitance	VIN = 0	T.B.D.	T.B.D.	pF

Note: Test conditions T<sub>A</sub> = 25°C, f = 1.0 MHz

#### ■ PACKAGE DIMENSIONS





## **FUJITSU LIMITED**

For further information please contact:

#### Japan

**FUJITSU LIMITED** 

Corporate Global Business Support Division

**Electronic Devices** 

KAWASAKI PLANT, 4-1-1, Kamikodanaka

Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan

Tel: (044) 754-3763 Fax: (044) 754-3329

http://www.fujitsu.co.jp/

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division

3545 North First Street

San Jose, CA 95134-1804, USA

Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

#### Europe

FUJITSU MIKROELEKTRONIK GmbH

Am Siebenstein 6-10

D-63303 Dreieich-Buchschlag

Germany

Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

#### **Asia Pacific**

FUJITSU MICROELECTRONICS ASIA PTE LTD

#05-08, 151 Lorong Chuan

New Tech Park Singapore 556741 Tel: (65) 281-0770

Fax: (65) 281-0220

http://www.fmap.com.sg/

#### F9802

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.