

64 k EEPROM (8-kword \times 8-bit) Ready/Busy Function

> REJ03C0152-0100Z (Previous ADE-203-691A(Z) Rev.0.3) Rev. 1.00 Feb.03.2004

Description

Renesas Technology's HN58S65A series is an electrically erasable and programmable ROM organized as 8192-word × 8-bit. It has realized high speed, low power consumption and high reliability by employing advanced MNOS memory technology and CMOS process and circuitry technology. They also have a 64-byte page programming function to make their write operations faster.

Features

Single supply: 2.2 to 3.6 VAccess time: 150 ns (max)

Power dissipation

— Active: 10 mW/MHz (typ)— Standby: 36 μW (max)

• On-chip latches: address, data, \overline{CE} , \overline{OE} , \overline{WE}

• Automatic byte write: 15 ms (max)

• Automatic page write (64 bytes): 15 ms (max)

• Ready/Busy

• Data polling and Toggle bit

• Data protection circuit on power on/off

• Conforms to JEDEC byte-wide standard

• Reliable CMOS with MNOS cell technology

• 10⁵ erase/write cycles (in page mode)

• 10 years data retention

• Software data protection


• Industrial versions (Temperature range: $-40 \text{ to} + 85^{\circ}\text{C}$) are also available.

• There are also lead free products.

Ordering Information

Type No.	Access time	Package
HN58S65AT-15	150 ns	28-pin plastic TSOP(TFP-28DB)
HN58S65AT-15E	150 ns	28-pin plastic TSOP(TFP-28DBV) Lead free


Pin Arrangement



Pin Description

Pin name	Function
A0 to A12	Address input
I/O0 to I/O7	Data input/output
ŌĒ	Output enable
CE	Chip enable
WE	Write enable
V _{CC}	Power supply
Vss	Ground
RDY/Busy	Ready busy
NC	No connection

Block Diagram



Operation Table

Operation	CE	ŌĒ	WE	RDY/Busy	I/O
Read	V_{IL}	V_{IL}	V_{IH}	High-Z	Dout
Standby	V _{IH}	×* ¹	×	High-Z	High-Z
Write	V _{IL}	V _{IH}	V _{IL}	High-Z to V _{OL}	Din
Deselect	V _{IL}	V _{IH}	V _{IH}	High-Z	High-Z
Write Inhibit	×	×	V _{IH}	_	_
	×	V _{IL}	×	_	_
Data Polling	V _{IL}	V _{IL}	V _{IH}	V _{OL}	Dout (I/O7)

Notes: 1. ×: Don't care

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage relative to V _{SS}	V _{CC}	-0.6 to +7.0	V
Input voltage relative to V _{SS}	Vin	-0.5^{*1} to $+7.0^{*3}$	V
Operating temperature range *2	Topr	0 to +70	°C
Storage temperature range	Tstg	-55 to +125	°C

Notes: 1. Vin min: -3.0 V for pulse width ≤ 50 ns.

- 2. Including electrical characteristics and data retention.
- 3. Should not exceed V_{CC} + 1.0 V.

Recommended DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	2.2	3.0	3.6	V
	V _{SS}	0	0	0	V
Input voltage	V _{IL}	-0.3* ¹	_	0.4	V
	V _{IH}	$V_{CC} \times 0.7$	_	$V_{CC} + 0.3*^2$	V
Operating temperature	Topr	0	_	+70	°C

Notes: 1. V_{IL} min: -1.0 V for pulse width \leq 50 ns.

2. V_{IH} max: V_{CC} + 1.0 V for pulse width \leq 50 ns.

DC Characteristics (Ta = 0 to +70°C, $V_{CC} = 2.2$ to 3.6 V)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input leakage current	ILI	_	_	2	μΑ	V _{CC} = 5.5 V, Vin = 5.5 V
Output leakage current	I _{LO}	_	_	2	μΑ	V _{CC} = 5.5 V, Vout = 5.5/0.4 V
Standby V _{CC} current	I _{CC1}	_	1 to 2	3.5	μΑ	$\overline{CE} = V_{CC}$
	I _{CC2}	_	_	500	μΑ	CE = V _{IH}
Operating V _{CC} current	I _{CC3}	_	_	6	mA	lout = 0 mA, Duty = 100%, Cycle = 1 µs at V _{CC} = 3.6 V
		_	_	12	mA	lout = 0 mA, Duty = 100%, Cycle = 150 ns at V _{CC} = 3.6 V
Output low voltage	V _{OL}	_	_	0.4	V	I _{OL} = 1.0 mA
Output high voltage	V _{OH}	$V_{CC} \times 0.8$	B —	_	V	$I_{OH} = -100 \mu A$

Capacitance (Ta = +25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Input capacitance	Cin*1	_	_	6	pF	Vin = 0 V
Output capacitance	Cout*1	_	_	12	pF	Vout = 0 V

Note: 1. This parameter is sampled and not 100% tested.

AC Characteristics (Ta = $0 \text{ to} + 70^{\circ}\text{C}$, $V_{CC} = 2.2 \text{ to } 3.6 \text{ V}$)

Test Conditions

• Input pulse levels : 0.4 V to 2.4 V ($V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$), 0.4 V to 1.9 V ($V_{CC} = 2.2 \text{ to } 2.7 \text{ V}$)

• Input rise and fall time : ≤ 5 ns

• Input timing reference levels: 0.8, 1.8 V

• Output load: 1TTL Gate +100 pF

• Output reference levels : $1.5 \text{ V}, 1.5 \text{ V} (\text{V}_{\text{CC}} = 2.7 \text{ to } 3.6 \text{ V})$

1.1 V, 1.1 V ($V_{CC} = 2.2 \text{ to } 2.7 \text{ V}$)

Read Cycle

HN58S65A

		-15			
Parameter	Symbol	Min	Max	Unit	Test conditions
Address to output delay	t _{ACC}	_	150	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
CE to output delay	t _{CE}	_	150	ns	$\overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
OE to output delay	t _{OE}	10	80	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$
Address to output hold	t _{OH}	0	_	ns	$\overline{CE} = \overline{OE} = V_{IL}, \overline{WE} = V_{IH}$
OE (CE) high to output float*1	t _{DF}	0	80	ns	$\overline{CE} = V_{IL}, \overline{WE} = V_{IH}$

Write Cycle


Parameter	Symbol	Min* ²	Тур	Max	Test Unit conditions
Address setup time	t _{AS}	0	_	_	ns
Address hold time	t _{AH}	150	_	_	ns
CE to write setup time (WE controlled)	t _{CS}	0	_	_	ns
CE hold time (WE controlled)	t _{CH}	0	_	_	ns
WE to write setup time (CE controlled)	t _{WS}	0	_	_	ns
WE hold time (CE controlled)	t _{WH}	0	_	_	ns
OE to write setup time	toes	0	_	_	ns
OE hold time	t _{OEH}	0	_	_	ns
Data setup time	t _{DS}	150	_	_	ns
Data hold time	t _{DH}	0	_	_	ns
WE pulse width (WE controlled)	t _{WP}	200	_	_	ns
CE pulse width (CE controlled)	t _{CW}	200	_	_	ns
Data latch time	t _{DL}	200	_	_	ns
Byte load cycle	t _{BLC}	0.4	_	30	μs
Byte load window	t _{BL}	100	_	_	μs
Write cycle time	twc		_	15* ³	ms
Time to device busy	t _{DB}	120	_	_	ns
Write start time	t _{DW}	0*4		_	ns

Notes: 1. t_{DF} is defined as the time at which the outputs achieve the open circuit conditions and are no longer driven.


- 2. Use this device in longer cycle than this value.
- 3. t_{WC} must be longer than this value unless polling techniques or RDY/Busy are used. This device automatically completes the internal write operation within this value.
- 4. Next read or write operation can be initiated after t_{DW} if polling techniques or RDY/ \overline{Busy} are used.
- A6 through A12 are page addresses and these addresses are latched at the first falling edge of WE.
- A6 through A12 are page addresses and these addresses are latched at the first falling edge of
 \(\overline{\text{CE}}.\)
- 7. See AC read characteristics.

Timing Waveforms


Read Timing Waveform




Byte Write Timing Waveform(1) ($\overline{\text{WE}}$ Controlled)




Byte Write Timing Waveform(2) (CE Controlled)




Page Write Timing Waveform(1) ($\overline{\text{WE}}$ Controlled)



Page Write Timing Waveform(2) (CE Controlled)



Data Polling Timing Waveform




Toggle Bit

This device provide another function to determine the internal programming cycle. If the EEPROM is set to read mode during the internal programming cycle, I/O6 will charge from "1" to "0" (toggling) for each read. When the internal programming cycle is finished, toggling of I/O6 will stop and the device can be accessible for next read or program.


Toggle Bit Waveform

Notes: 1. I/O6 beginning state is "1".


- 2. I/O6 ending state will vary.
- 3. See AC read characteristics.
- 4. Any address location can be used, but the address must be fixed.



Software Data Protection Timing Waveform(1) (in protection mode)



Software Data Protection Timing Waveform(2) (in non-protection mode)



Functional Description

Automatic Page Write

Page-mode write feature allows 1 to 64 bytes of data to be written into the EEPROM in a single write cycle. Following the initial byte cycle, an additional 1 to 63 bytes can be written in the same manner. Each additional byte load cycle must be started within 30 μ s from the preceding falling edge of \overline{WE} or \overline{CE} . When \overline{CE} or \overline{WE} is kept high for 100 μ s after data input, the EEPROM enters write mode automatically and the input data are written into the EEPROM.

Data Polling

Data polling indicates the status that the EEPROM is in a write cycle or not. If EEPROM is set to read mode during a write cycle, an inversion of the last byte of data outputs from I/O7 to indicate that the EEPROM is performing a write operation.

RDY/Busy Signal

RDY/Busy signal also allows status of the EEPROM to be determined. The RDY/Busy signal has high impedance except in write cycle and is lowered to V_{OL} after the first write signal. At the end of a write cycle, the RDY/Busy signal changes state to high impedance.

WE, CE Pin Operation

During a write cycle, addresses are latched by the falling edge of \overline{WE} or \overline{CE} , and data is latched by the rising edge of \overline{WE} or \overline{CE} .


Write/Erase Endurance and Data Retention Time

The endurance is 10^5 cycles in case of the page programming and 10^4 cycles in case of the byte programming (1% cumulative failure rate). The data retention time is more than 10 years when a device is page-programmed less than 10^4 cycles.

Data Protection

To prevent this phenomenon, this device has a noise cancellation function that cuts noise if its width is 15 ns or less.


Data Protection against Noise on Control Pins (CE, OE, WE) during Operation
 During readout or standby, noise on the control pins may act as a trigger and turn the EEPROM to programming mode by mistake. Be careful not to allow noise of a width of more than 15 ns on the control pins.



2. Data protection at V_{CC} on/off

When V_{CC} is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may act as a trigger and turn the EEPROM to program mode by mistake. To prevent this unintentional programming, the EEPROM must be kept in an unprogrammable state while the CPU is in an unstable state.

Note: The EEPROM should be kept in unprogrammable state during V_{CC} on/off by using CPU RESET signal.



2.1 Protection by \overline{CE} , \overline{OE} , \overline{WE}

To realize the unprogrammable state, the input level of control pins must be held as shown in the table below.

CE	V _{CC}	×	×
ŌE	×	V_{SS}	×
WE	×	×	Vcc

x: Don't care.

 V_{CC} : Pull-up to V_{CC} level. V_{SS} : Pull-down to V_{SS} level.

3. Software data protection

To prevent unintentional programming caused by noise generated by external circuits, this device has the software data protection function. In software data protection mode, 3 bytes of data must be input before write data as follows. And these bytes can switch the non-protection mode to the protection mode. SDP is enabled if onry the 3 byte code is input.

Software data protection mode can be canceled by inputting the following 6 bytes. After that, this device turns to the non-protection mode and can write data normally. But when the data is input in the canceling cycle, the data cannot be written.


Address	Data
1555	AA
0ÅÅA	5 5
1555	80
1555	ĄA
0AÅA	5 ₅ 5
1555	20

The software data protection is not enabled at the shipment.

Note: There are some differences between Renesas Technology's and other company's for enable/disable sequence of software data protection. If there are any questions, please contact with Renesas Technology's sales offices.

Package Dimensions

HN58S65AT Series (TFP-28DB, TFP-28DBV)



Revision History HN58S65A Series Data Sheet

Rev.	Date	Conte	nts of Modification
		Page	Description
0.0	Dec. 5, 1996	_	Initial issue
0.1	Mar. 13, 1997	_	Change of page size: 32 byte to 64 byte
0.2	Aug. 29, 1997	6	Timing Waveform Read Timing Waveform: Correct error Functional Description Data Protection: Addition of description
0.3	Nov.1997		Change of Subtitle
1.00	Feb. 03, 2004	2 18	Change format issued by Renesas Technology Corp. Ordering Information Addition of HN58S65AT-15E Package Dimensions TFP-28DB to TFP-28DB, TFP-28DBV

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

The party in a survival circula designs; and the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss resident product product of the responsibility of the information of the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances i

- use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

http://www.renesas.com

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001