


## CMOS 8-bit Single Chip Microcomputer

### Description

The CXP81720B/81724B is a CMOS 8-bit microcomputer which consists of A/D converter, serial interface, timer/counter, time-base timer, high-precision timing pattern generation circuit, PWM output, 32kHz timer/counter, remote control reception circuit, as well as basic configurations like 8-bit CPU, ROM, RAM and I/O port. They are integrated into a single chip.

Also CXP81720B/81724B provides sleep/stop functions which enables to lower power consumption.



### Structure


Silicon gate CMOS IC

### Features


- A wide instruction set (213 instructions) which covers various types of data
  - 16-bit arithmetic/multiplication and division/Boolean bit operation instructions
- Minimum instruction cycle      250ns at 16MHz operation (4.5 to 5.5V)  
                                        122μs at 32kHz operation (2.7 to 5.5V)
- Incorporated ROM capacity      20K bytes (CXP81720B)  
                                        24K bytes (CXP81724B)
- Incorporated RAM capacity      800 bytes
- Peripheral functions
  - A/D converter                    8 bits, 12 channels, successive approximation method  
(Conversion time of 20.0μs at 16MHz)
  - Serial interface                 Incorporated 8-bit and 8-stage FIFO, 1 channel  
(Auto transfer for 1 to 8 bytes)
  - Timer                            8-bit clock sync type, 1 channel  
8-bit timer, 8-bit timer/counter, 19-bit time-base timer  
32kHz timer/counter
  - High-precision timing pattern generator      PPG: maximum of 19 pins, 32 stages programmable  
RTG: 5 pins, 2 channels
  - PWM/DA gate output            PWM: 12 bits, 2 channels (Repetitive frequency 62kHz/16MHz)  
DA gate pulse output: 12 bits, 4 channels
  - FRC capture unit              Incorporated 26-bit and 8-stage FIFO
  - PWM output                    14 bits, 1 channel
  - Remote control reception circuit      8-bit pulse measuring counter, 6-stage FIFO
- Interruption                    20 factors, 15 vectors, multi-interruption possible
- Standby mode                 Sleep/stop
- Package                        100-pin plastic QFP/LQFP
- Piggyback/evaluator           CXP81800

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

## Block Diagram




**Pin Assignment (Top View) 100-pin QFP package**



**Note)** 1. NC (Pin 90) is always connected to V<sub>DD</sub>.  
   2. V<sub>ss</sub> (Pins 41 and 88) are both connected to GND.

**Pin Assignment (Top View) 100-pin LQFP package**



**Note)** 1. NC (Pin 88) is always connected to VDD.  
 2. Vss (Pins 39 and 86) are both connected to GND.

## Pin Description

Symbol	I/O	Description	
PA0/PPO0 to PA7/PPO7	Output/ Real time output	(Port A) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	Programmable pattern generator (PPG) output. Functions as high-precision real-time pulse output port. (19 pins)
PB0/PPO8 to PB7/PPO15	Output/ Real time output	(Port B) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	
PC0/PPO16 to PC2/PPO18	I/O/ Real time output	(Port C) 8-bit I/O port. I/O can be set in a unit of single bits. Data is gated with PPO or RTO contents by OR-gate and they are output. (8 pins)	
PC3/RTO3 to PC7/RTO7	I/O/ Real time output	(Port C) 8-bit I/O port. I/O can be set in a unit of 4 bits. Can drive 12mA sink current. (8 pins)	Real-time pulse generator (RTG) output. Functions as high-precision real-time pulse output port. (5 pins)
PD0 to PD7	I/O	(Port D) 8-bit I/O port. I/O can be set in a unit of 4 bits. Can drive 12mA sink current. (8 pins)	
PE0/INT0	Input/input	(Port E) 8-bit port. Lower 2 bits are for input; upper 6 bits are for output. (8 pins)	Input to request external interruption. Active at the falling edge.
PE1/EC/INT2	Input/input/input		External event input for timer/counter. Input to request external interruption. Active at the falling edge.
PE2/PWM0	Output/output		PWM outputs. (2 pins)
PE3/PWM1	Output/output		
PE4/DAA0	Output/output		
PE5/DAA1	Output/output		
PE6/DAB0	Output/output		
PE7/DAB1	Output/output		DA gate pulse outputs. (4 pins)
AN0 to AN3	Input	Analog inputs to A/D converter. (12 pins)	
PF0/AN4 to PF3/AN7	Input/input	(Port F) 8-bit port. Lower 4 bits are for input; upper 4 bits are for output.	
PF4/AN8 to PF7/AN11	Output/input	Lower 4 bits also serve as standby release input pin. (8 pins)	
SCK0	I/O	Serial clock I/O (CH0).	
SO0	Ouput	Serial data output (CH0).	
SI0	Input	Serial data input (CH0).	
CS0	Input	Serial chip select input (CH0).	

Symbol	I/O	Description	
PG0 to PG5	Input	(Port G) 8-bit input port. (8 pins)	External input to FRC capture unit. (2 pins)
PG6/EXI0	Input/input		
PG7/EXI1	Input/input		
PH0 to PH7	Output	(Port H) N-ch open drain output of medium drive voltage (12V) and large current (12mA). (8 pins)	
PI1/RMC	I/O/input	(Port I) 7-bit I/O port. I/O port can be set in a unit of single bits. (7 pins)	Remote control reception circuit input.
PI2/PWM	I/O/output		14-bit PWM output.
PI3/TO/ADJ	I/O/output/output		Timer/counter, 32kHz oscillation adjustment output.
PI4/INT1/ NMI	I/O/input/input		Input to request external interruption and non maskable interruption. Active at the falling edge.
PI5/SCK1	I/O/I/O		Serial clock I/O (CH1).
PI6/SO1	I/O/output		Serial data output (CH1).
PI7/SI1	I/O/input		Serial data input (CH1).
PJ0 to PJ7	I/O	(Port J) 8-bit I/O port. I/O and standby release input function can be set in a unit of single bits.	
EXTAL	Input	Connects a crystal oscillator for system clock. When supplying the external clock, input the external clock to EXTAL pin and input opposite phase clock to XTAL pin.	
XTAL	Output		
TEX	Input	Connects a crystal oscillator for 32kHz timer/counter clock. When used as event counter, input to TEX pin and leave TX pin open.	
TX	Output		
RST	Input	System reset; active at Low level.	
MP	Input	Test mode pin. Always connect to GND.	
AVDD		Positive power supply of A/D converter.	
AVREF	Input	Reference voltage input of A/D converter.	
AVss		GND of A/D converter.	
VDD		Positive power supply.	
Vss		GND. Connect both Vss pins to GND.	





## Input/Output Circuit Formats for Pins

Pin	Circuit format	When reset
PA0/PPO0 to PA7/PPO7  PB0/PPO8 to PB7/PPO15  16 pins	<p>Port A</p> <p>Port B</p> <p>PPO data</p> <p>Ports A, B data</p> <p>Data bus</p> <p>RD (Port A or B)</p>	Hi-Z
PC0/PPO16 to PC2/PPO18  PC3/RTO3 to PC7/RTO7  8 pins	<p>Port C</p> <p>PPO, RTO data</p> <p>Port C data</p> <p>Port C direction</p> <p>"0" when reset</p> <p>Data bus</p> <p>RD (Port C)</p>	Hi-Z
PD0 to PD7  8 pins	<p>Port D</p> <p>Port D data</p> <p>Port D direction</p> <p>"0" when reset</p> <p>Data bus</p> <p>RD (Port D)</p>	Hi-Z

Pin	Circuit format	When reset
PE0/INT0 PE1/EC/INT2 2 pins	<p>Port E</p> <p>Schmitt input</p> <p>RD (Port E)</p>	Hi-Z
PE2/PWM0 PE3/PWM1 PE4/DAA0 PE5/DAA1 4 pins	<p>Port E</p> <p>DA gate output, PWM output</p> <p>Hi-Z control</p> <p>Port E data</p> <p>Port/DA output select</p> <p>"0" when reset</p> <p>Data bus</p> <p>RD (Port E)</p>	Hi-Z
PE6/DAB0 PE7/DAB1 2 pins	<p>Port E</p> <p>DA gate output</p> <p>Hi-Z control</p> <p>Port E data</p> <p>Port/DA output select</p> <p>"1" when reset</p> <p>Data bus</p> <p>RD (Port E)</p>	H level
AN0 to AN3 4 pins	<p>Input multiplexer</p> <p>A/D converter</p>	Hi-Z
PF0/AN4 to PF3/AN7 4 pins	<p>Port F</p> <p>Input multiplexer</p> <p>A/D converter</p> <p>RD (Port F)</p>	Hi-Z

Pin	Circuit format	When reset
PF4/AN8 to PF7/AN11 4 pins	<p>Port F</p> <p>Port F data</p> <p>RD (Port F)</p> <p>Port F function selection</p> <p>"0" when reset</p> <p>A/D converter</p> <p>Input multiplexer</p>	Hi-Z
PG0 to PG5 6 pins	<p>Port G</p> <p>Schmitt input</p> <p>IP</p> <p>Data bus</p> <p>RD (Port G)</p> <p>Note) For PG4 and PG5, CMOS Schmitt input or TTL Schmitt input can be selected with the mask option.</p>	Hi-Z
PG6/EXI0 PG7/EXI1 2 pins	<p>Port G</p> <p>IP</p> <p>FRC capture unit</p> <p>Data bus</p> <p>RD (Port G)</p>	Hi-Z
PH0 to PH7 8 pins	<p>Port H</p> <p>Port H data</p> <p>IP</p> <p>Data bus</p> <p>RD (Port H)</p> <p>* Large current 12mA Medium drive voltage 12V</p>	Hi-Z
PI2/PWM PI3/TO/ADJ 2 pins	<p>Port I</p> <p>Port I function selection</p> <p>"0" when reset</p> <p>(PI2: 14-bit PWM)</p> <p>(PI3: (Timer/counter,) 32kHz timer)</p> <p>Port I data</p> <p>Port I/O direction</p> <p>"0" when reset</p> <p>MPX</p> <p>IP</p> <p>Data bus</p> <p>RD (Port I)</p>	Hi-Z

PIn	Circuit format	When reset
PI1/RMC PI4/INT1/NMI PI7/SI1 3 pins	<p>Port I</p> <p>PI1: Remote control circuit PI4: Interruption circuit PI7: Serial interface CH1</p>	Hi-Z
PI5/SCK1 PI6/SO1 2 pins	<p>Port I</p> <p>Serial interface CH1 PI6 is not Schmitt input</p>	Hi-Z
PJ0 to PJ7 8 pins	<p>Port J</p>	Hi-Z
CS0 SI0 2 pins	<p>Schmitt input</p> <p>CS SI Serial interface CH0</p>	Hi-Z
SO0 1 pin	<p>Serial interface CH0</p> <p>SO output enable</p>	Hi-Z

Pin	Circuit format	When reset
<b>SCK0</b> 1 pin	 <p>Serial interface CH0</p> <p>SCK output enable</p> <p>SCK</p> <p>Schmitt input</p>	Hi-Z
<b>EXTAL XTAL</b> 2 pins	 <ul style="list-style-type: none"> <li>Diagram shows the circuit composition during oscillation.</li> <li>Feedback resistor is removed during stop mode. XTAL becomes High level.</li> </ul>	Oscillation
<b>TEX TX</b> 2 pins	 <ul style="list-style-type: none"> <li>Diagram shows the circuit composition during oscillation.</li> <li>Feedback resistor is removed during oscillation circuit stop by software. At this time TEX pin outputs Low level and TX pin outputs High level.</li> </ul>	Oscillation
<b>RST</b> 1 pin	 <p>Pull-up resistor</p> <p>OP Mask option</p> <p>Schmitt input</p>	L level

**Absolute Maximum Ratings**(V<sub>ss</sub> = 0V)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V <sub>DD</sub>	-0.3 to +7.0	V	
	A <sub>VDD</sub>	A <sub>Vss</sub> to +7.0* <sup>1</sup>	V	
	A <sub>Vss</sub>	-0.3 to +0.3	V	
Input voltage	V <sub>IN</sub>	-0.3 to +7.0* <sup>2</sup>	V	
Output voltage	V <sub>OUT</sub>	-0.3 to +7.0* <sup>2</sup>	V	
Medium drive output voltage	V <sub>OUTP</sub>	-0.3 to +15.0	V	Port H pin
High level output current	I <sub>OH</sub>	-5	mA	
High level total output current	$\Sigma I_{OH}$	-50	mA	Total of all output pins
Low level output current	I <sub>OL</sub>	15	mA	Ports excluding large current outputs
	I <sub>OLC</sub>	20	mA	Large current outputs* <sup>3</sup>
Low level total output current	$\Sigma I_{OL}$	130	mA	Total of all output pins
Operating temperature	T <sub>OPR</sub>	-20 to +75	°C	
Storage temperature	T <sub>STG</sub>	-55 to +150	°C	
Allowable power dissipation	P <sub>D</sub>	600	mW	QFP package type
		380		LQFP package type

\*<sup>1</sup> A<sub>VDD</sub> and V<sub>DD</sub> should be set to the same voltage.\*<sup>2</sup> V<sub>IN</sub> and V<sub>OUT</sub> should not exceed V<sub>DD</sub> + 0.3V.\*<sup>3</sup> The large current drive transistors are the N-CH transistors of the PD and PH ports.

**Note)** Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

## Recommended Operating Conditions

(V<sub>SS</sub>=0V)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V <sub>DD</sub>	4.5	5.5	V	Guaranteed operation range for 1/2 and 1/4 frequency dividing clocks
		3.5	5.5		Guaranteed operation range for 1/16 frequency dividing clock and sleep mode
		2.7	5.5		Guaranteed operation range by TEX clock
		2.5	5.5		Guaranteed data hold range during stop mode
Analog voltage	A <sub>VDD</sub>	4.5	5.5	V	*1
High level input voltage	V <sub>IH</sub>	0.7V <sub>DD</sub>	V <sub>DD</sub>	V	*2
	V <sub>IHS</sub>	0.8V <sub>DD</sub>	V <sub>DD</sub>	V	CMOS Schmitt input*3
	V <sub>IHTS</sub>	2.2	V <sub>DD</sub>	V	TTL Schmitt input*4
	V <sub>IHEX</sub>	V <sub>DD</sub> - 0.4	V <sub>DD</sub> + 0.3	V	EXTAL pin*5 TEX pin*6
Low level input voltage	V <sub>IL</sub>	0	0.3V <sub>DD</sub>	V	*2
	V <sub>ILS</sub>	0	0.2V <sub>DD</sub>	V	CMOS Schmitt input*3
	V <sub>ILTS</sub>	0	0.8	V	TTL Schmitt input*4
	V <sub>ILEX</sub>	-0.3	0.4	V	EXTAL pin*5 TEX pin*6
Operating temperature	T <sub>opr</sub>	-20	+75	°C	

\*1 A<sub>VDD</sub> and V<sub>DD</sub> should be set to the same voltage.

\*2 Normal input port (PC, PD, PE0, PE1, PF0 to PF3, PG, PI and PJ pins), MP pin.

\*3 CS0, SI0, SCK0, RST, INT0, EC/INT2, PG (For PG4 and PG5, when CMOS Schmitt input is selected with mask option), RMC, INT1/NMI, SCK1 and SI1 pins.

\*4 PG4 and PG5 pins (When TTL Schmitt input is selected with mask option)

\*5 Specifies only when the external clock is input.

\*6 Specifies only when the event count clock is input.

**Electrical Characteristics****DC Characteristics (V<sub>DD</sub> = 4.5 to 5.5V)**(Ta = -20 to +75°C, V<sub>SS</sub> = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V <sub>OH</sub>	PA to PD, PE2 to PE7, PF4 to PF7, PH (V <sub>OL</sub> only) PI1 to PI7 PJ, SO0, SCK0	V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = -0.5mA	4.0			V
			V <sub>DD</sub> = 4.5V, I <sub>OH</sub> = -1.2mA	3.5			V
Low level output voltage	V <sub>OL</sub>	PD, PH	V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 1.8mA			0.4	V
			V <sub>DD</sub> = 4.5V, I <sub>OL</sub> = 3.6mA			0.6	V
Input current	I <sub>IHE</sub>	EXTAL	V <sub>DD</sub> = 5.5V, V <sub>IH</sub> = 5.5V	0.5		40	μA
	I <sub>IIE</sub>		V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V	-0.5		-40	μA
	I <sub>IHT</sub>	TEX	V <sub>DD</sub> = 5.5V, V <sub>IH</sub> = 5.5V	0.1		10	μA
	I <sub>IIT</sub>		V <sub>DD</sub> = 5.5V, V <sub>IL</sub> = 0.4V	-0.1		-10	μA
	I <sub>ILR</sub>	RST*1		-1.5		-400	μA
I/O leakage current	I <sub>Iz</sub>	PA to PG, PI, PJ, MP AN0 to AN3, CS0, SI0, SO0 SCK0, RST*1	V <sub>DD</sub> = 5.5V, V <sub>I</sub> = 0, 5.5V			±10	μA
Open drain output leakage current (in N-ch Tr OFF state)	I <sub>LOH</sub>	PH	V <sub>DD</sub> = 5.5V V <sub>OH</sub> = 12V			50	μA
Supply current*2	I <sub>DD1</sub>	V <sub>DD</sub>	1/2 frequency dividing clock operation  V <sub>DD</sub> = 5.5V, 16MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF)		22	45	mA
	I <sub>DDS1</sub>		V <sub>DD</sub> = 3V, 32kHz crystal oscillation and termination of 16MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 47pF)		35	100	μA
	I <sub>DD2</sub>		Sleep mode  V <sub>DD</sub> = 5.5V, 16MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 15pF)		1.1	8	mA
	I <sub>DDS2</sub>		V <sub>DD</sub> = 3V, 32kHz crystal oscillation, termination of 16MHz crystal oscillation (C <sub>1</sub> = C <sub>2</sub> = 47pF)		9	30	μA
	I <sub>DDS3</sub>		Stop mode V <sub>DD</sub> = 5.5V, termination of 16MHz and 32kHz crystal oscillation			10	μA
Input capacity	C <sub>IN</sub>	Other than V <sub>DD</sub> , V <sub>SS</sub> , AV <sub>DD</sub> , and AV <sub>SS</sub>	Clock 1MHz 0V for no-measured pins		10	20	pF

\*1 RST pin specifies the input current when the pull-up resistor is selected, and specifies leakage current when non-resistor is selected.

\*2 When entire output pins are open.




**AC Characteristics****(1) Clock timing**

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	1	16	MHz
System clock input pulse width	t <sub>XL</sub> , t <sub>XH</sub>	EXTAL	Fig. 1, Fig. 2 External clock drive	28		ns
System clock input rise and fall times	t <sub>CR</sub> , t <sub>CF</sub>	EXTAL	Fig. 1, Fig. 2 External clock drive		200	ns
Event count input clock pulse width	t <sub>EH</sub> , t <sub>EL</sub>	EC	Fig. 3	4t <sub>sys</sub> *1		ns
Event count Input clock rise and fall times	t <sub>ER</sub> , t <sub>EF</sub>	EC	Fig. 3		20	ns
System clock frequency	fc	TEX TX	Fig. 2 V <sub>DD</sub> = 2.7 to 5.5V (32kHz clock applied condition)	32.768		kHz
Event count input clock pulse width	t <sub>TL</sub> , t <sub>TH</sub>	TEX	Fig. 3	10		μs
Event count input clock rise and fall times	t <sub>TR</sub> , t <sub>TF</sub>	TEX	Fig. 3		20	ms

\*1 t<sub>sys</sub> indicates three values according to the contents of the clock control register (CLC: 00FE<sub>h</sub>) upper 2 bits (CPU clock selection).

t<sub>sys</sub> [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

**Fig. 1. Clock timing****Fig. 2. Clock applied condition****Fig. 3. Event count clock timing**

## (2) Serial transfer (CH0)


(Ta = -20 to +75°C, V<sub>DD</sub> = 4.5 to 5.5V, V<sub>SS</sub> = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
CS0 ↓ → SCK0 delay time	t <sub>bcsk</sub>	SCK0	Chip select transfer mode (SCK0 = output mode)		t <sub>sys</sub> + 200	ns
CS0 ↑ → SCK0 float delay time	t <sub>bcskf</sub>	SCK0	Chip select transfer mode (SCK0 = output mode)		t <sub>sys</sub> + 200	ns
CS0 ↓ → SO0 delay time	t <sub>bcso</sub>	SO0	Chip select transfer mode		t <sub>sys</sub> + 200	ns
CS0 ↑ → SO0 float delay time	t <sub>bcsof</sub>	SO0	Chip select transfer mode		t <sub>sys</sub> + 200	ns
CS0 High level width	t <sub>whcs</sub>	SCK0	Chip select transfer mode	t <sub>sys</sub> + 200		ns
SCK0 cycle time	t <sub>kcy</sub>	SCK0	Input mode	2t <sub>sys</sub> + 200		ns
			Output mode	16000/fc		ns
SCK0 High and Low level widths	t <sub>kh</sub> t <sub>kl</sub>	SCK0	Input mode	t <sub>sys</sub> + 100		ns
			Output mode	8000/fc - 50		ns
SI0 input setup time (for SCK0 ↑)	t <sub>sil</sub>	SI0	SCK0 input mode	100		ns
			SCK0 output mode	200		ns
SI0 input hold time (for SCK0 ↑)	t <sub>ksi</sub>	SI0	SCK0 input mode	t <sub>sys</sub> + 200		ns
			SCK0 output mode	100		ns
SCK0 ↓ → SO0 delay time	t <sub>kso</sub>	SO0	SCK0 input mode		t <sub>sys</sub> + 200	ns
			SCK0 output mode		100	ns

**Note 1)** t<sub>sys</sub> indicates three values according to the contents of the clock control register (CLC: 00FEh) upper 2 bits (CPU clock selection).

t<sub>sys</sub> [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

**Note 2)** The load of SCK0 output mode and SO0 output delay time is 50pF + 1TTL.


**Fig. 4. Serial transfer CH0 timing**

**Serial transfer (CH1)**

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
SCK1 cycle time	t <sub>KCY</sub>	SCK1	Input mode	1000		ns
			Output mode	16000/fc		ns
SCK1 High and Low level widths	t <sub>KL</sub> t <sub>KH</sub>	SCK1	Input mode	400		ns
			Output mode	8000/fc - 50		ns
SI1 input setup time (for SCK1 ↑)	t <sub>SIK</sub>	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (for SCK1 ↑)	t <sub>ksi</sub>	SI1	SCK1 input mode	200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t <sub>KSO</sub>	SO1	SCK1 input mode		200	ns
			SCK1 output mode		100	ns


**Note)** The load of SCK1 output mode and SO1 output delay time is 50pF + 1TTL.

**Fig. 5. Serial transfer CH1 timing**

## (3) A/D converter characteristics (Ta = -20 to +75°C, VDD = AVDD = 4.5 to 5.5V, AVREF = 4.0 to AVDD, VSS = AVSS = 0V)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C VDD = AVDD = AVREF = 5.0V			±1	LSB
Absolute error			VSS = AVSS = 0V			±2	LSB
Conversion time	tCONV			160/fADC*1			μs
Sampling time	tSAMP			12/fADC*1			μs
Reference input voltage	VREF	AVREF		AVDD - 0.5		AVDD	V
Analog input voltage	VIAN	AN0 to AN11		0			V
AVREF current	IREF	AVREF	Operating mode		0.6	1.0	mA
	IREFS		Sleep mode Stop mode 32kHz operating mode			10	μA

Fig. 6. Definitions of A/D converter terms



## (4) Interruption, reset input

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption High and Low level widths	tIH tIL	INT0 INT1 INT2 NMI PJ0 to PJ7		1		μs
Reset input low level width	tRSL	RST		32/fc		μs

Fig. 7. Interruption input timing





Fig. 8. Reset input timing



## (5) Others

(Ta = -20 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)


Item	Symbol	Pin	Condition	Min.	Max.	Unit
EXI input High and Low level widths	tEIH tEIL	EXI0 EXI1	tsys = 2000/fc	tsys + 200		ns

Note) tsys indicates three values according to the contents of the clock control register (CLC: 00FEh) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")


tFRC [ns] = 1000/fc

Fig. 9. Other timings



## Appendix

**Fig. 10. Recommended oscillation circuit**





Manufacturer	Model	f <sub>c</sub> (MHz)	C <sub>1</sub> (pF)	C <sub>2</sub> (pF)	R <sub>d</sub> ( $\Omega$ )	Circuit example		
RIVER ELETEC CO., LTD.	HC-49/U03	8.00	10	10	0	(i)		
		10.00						
		12.00	5	5				
		16.00						
KINSEKI LTD.	HC-49/U (-S)	8.00	16	12	0	(i)		
		10.00	16	12				
		12.00	12	12				
		16.00	12	12				
	P3	32.768kHz	30	18	470k	(ii)		

Models with an asterisk (\*) have the built-in ground capacitance (C<sub>1</sub>, C<sub>2</sub>).

### Mask option table

Item	Content	
Reset pin pull-up resistor	Non-existent	Existant
Input circuit format*1	CMOS Schmitt	TTL Schmitt


\*1 The input circuit format can be selected each for PG4 pin and PG5 pin.

**Characteristics Curve**

## Package Outline

Unit: mm

100PIN QFP (PLASTIC)




PACKAGE STRUCTURE

SONY CODE	QFP-100P-L01
EIAJ CODE	*QFP100-P-1420-A
JEDEC CODE	-----

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	1.4g

100PIN LQFP (PLASTIC)



NOTE: Dimension \* does not include mold protrusion.

DETAIL A

SONY CODE	LQFP-100P-L01
EIAJ CODE	*QFP100-P-1414-A
JEDEC CODE	-----

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY/PHENOL RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	-----