

UT7C138/139 4Kx8/9 Radiation-Hardened Dual-Port Static RAM with Busy Flag

Preliminary Data Sheet

May 1996

FEATURES

- ❑ 45ns and 55ns maximum address access time
- ❑ Asynchronous operation for compatibility with industry-standard 4K x 8/9 dual-port static RAM
- ❑ CMOS compatible inputs, TTL/CMOS compatible output levels
- ❑ Three-state bidirectional data bus
- ❑ Low operating and standby current
- ❑ Radiation-hardened process and design; total dose irradiation testing to MIL-STD-883 Method 1019
 - Total-dose: 1.0E6 rads(Si)
 - Memory Cell LET threshold: 65 MeV-cm²/mg
 - Latchup immune (LET >100 MeV-cm²/mg)
- ❑ QML Q and QML V compliant part
- ❑ Packaging options:
 - 68-lead Flatpack
 - 68-pin PGA
- ❑ 5-volt operation
- ❑ Standard Microcircuit Drawing 5962-96845

INTRODUCTION

The UT7C138 and UT7C139 are high-speed radiation-hardened CMOS 4K x 8 and 4K x 9 dual-port static RAMs. Arbitration schemes are included on the UT7C138/139 to handle situations when multiple processors access the same memory location. Two ports provide independent, asynchronous access for reads and writes to any location in memory. The UT7C138/139 can be utilized as a stand-alone 32/36-Kbit dual-port static RAM or multiple devices can be combined in order to function as a 16/18-bit or wider master/slave dual-port static RAM. For applications that require depth expansion, the BUSY pin is open-collector allowing for wired OR circuit configuration. An M/S pin is provided for implementing 16/18-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications, and status buffering.

Each port has independent control pins: chip enable (\overline{CE}), read or write enable (R/W), and output enable (\overline{OE}). BUSY signals that the port is trying to access the same location currently being accessed by the other port.




Figure 1. Logic Block Diagram




Figure 2a. DPRAM Pinout (68-Pin Flatpack)
(top view)

Notes:

1. I/O8R on the 7C139
2. I/O8L on the 7C139




Figure 2b: DPRAM Pinout (68 PGA)
(top view)

Notes:

1. I/O_{8R} on the 7C139
2. I/O_{8L} on the 7C139

PIN NAMES

LEFT PORT	RIGHT PORT	DESCRIPTION
I/O _{0L-7L} (8L)	I/O _{0R-7R} (8R)	Data Bus Input/Output
A _{0L-11L}	A _{0R-11R}	Address Lines
CE _L	CE _R	Chip Enable
OE _L	OE _R	Output Enable
R/W _L	R/W _R	Read/Write Enable
BUSY _L	BUSY _R	Busy Flag Input/Output
M/S		Master or Slave Select
V _{DD}		Power
GND		Ground

The UT7C138/139 consists of an array of 4K words of 8 or 9 bits of dual-port SRAM cells, I/O and address lines, and control signals (\overline{CE} , \overline{OE} , R/\overline{W}). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a \overline{BUSY} pin is provided on each port. With the M/\overline{S} pin, the UT7C138/139 can function as a master (\overline{BUSY} pins are outputs) or as a slave (\overline{BUSY} pins are inputs). Each port is provided with its own output enable control (\overline{OE}), which allows data to be read from the device.

WRITE CYCLE

A combination of R/\overline{W} less than V_{IL} (max), \overline{CE} less than V_{IL} (max), defines a write cycle. The state of \overline{OE} is a "don't care" for a write cycle. The outputs are placed in the high-impedance state when either \overline{OE} is greater than V_{IH} (min), or when R/\overline{W} is less than V_{IL} (max).

WRITE OPERATION

Write Cycle 1, the Write Enable-controlled Access shown in figure 4a, is defined by a write terminated by R/\overline{W} going high with \overline{CE} active. The write pulse width is defined by t_{PWE} when the write is initiated by R/\overline{W} , and by t_{SCE} when the write is initiated by \overline{CE} going active. Unless the outputs have been previously placed in the high-impedance state by \overline{OE} , the user must wait t_{HZOE} before applying data to the eight/nine bidirectional pins I/O(7:0/8:0) to avoid bus contention.

Write Cycle 2, the Chip Enable-controlled Access shown in figure 4b, is defined by a write terminated by \overline{CE} going inactive. The write pulse width is defined by t_{PWE} when the write is initiated by R/\overline{W} , and by t_{SCE} when the write is initiated by \overline{CE} going active. For the R/\overline{W} initiated write, unless the outputs have been previously placed in the high-impedance state by \overline{OE} , the user must wait t_{HZWE} before applying data to the eight/nine bidirectional pins I/O(7:0/8:0) to avoid bus contention.

If a location is being written by one port and the opposite port attempts to read that location, a port-to-port flow through delay must be met before the data is read on the output. Data will be valid on the port wishing to read the location t_{BZA} + t_{BDD} after the data is written on the other port (see figure 5a).

READ OPERATION

When reading the device, the user must assert both the \overline{OE} and \overline{CE} pins. Data will be available t_{ACE} after \overline{CE} or t_{DOE} after \overline{OE} is asserted (see figures 3a and 3b).

MASTER/SLAVE

A M/\overline{S} pin is provided in order to expand the word width by configuring the device as either a master or a slave. The \overline{BUSY} output of the master is connected to the \overline{BUSY} input of the slave. Writing of slave devices must be delayed until after the \overline{BUSY} input has settled. Otherwise, the slave chip may begin a write cycle during a contention situation. When presented as a HIGH

input, the M/\overline{S} pin allows the device to be used as a master and, therefore, the \overline{BUSY} line is an output. \overline{BUSY} can then be used to send the arbitration outcome to a slave. When presented as a LOW input, the M/\overline{S} pin allows the device to be used as a slave, and, therefore, the \overline{BUSY} pin is an input.

Table 1. Non-Contending Read/Write

INPUTS			OUTPUTS	
CE	R/W	OE	I/O ₀₋₇	OPERATION
H	X	X	High Z	Power Down
X	X	H	High Z	I/O Lines Disabled
L	H	L	Data Out	Read
L	L	X	Data In	Write
L	X	X	---	Illegal Condition

RADIATION HARDNESS

The UT7C138/139 incorporates special design and layout features which allow operation in high-level radiation environments. UTMIC has developed special low-temperature processing techniques designed to enhance the total-dose radiation hardness of both the gate oxide and the field oxide while maintaining the circuit density and reliability. For transient radiation hardness and latchup immunity, UTMIC builds all radiation-hardened products on epitaxial wafers using an advanced twin-tub CMOS process. In addition, UTMIC pays special attention to power and ground distribution during the design phase, minimizing dose-rate upset caused by rail collapse.

Table 2. Radiation Hardness Design Specifications¹

Total Dose	1.0E6	rads(Si)
LET Threshold	65	MeV-cm ² /mg
Neutron Fluence ²	3.0E14	n/cm ²
Memory Cell Cross Section @ LET = 100MeV-cm ² /mg	4.3E-7	cm ²

Notes:

1. The DPRAM will not latchup during radiation exposure under recommended operating conditions.
2. Not tested for CMOS technology.

ABSOLUTE MAXIMUM RATINGS¹(Referenced to V_{SS})

SYMBOL	PARAMETER	LIMITS
V_{DD}	DC supply voltage	-0.5 to 7.0V
V_{IO}	Voltage on any pin	-0.5 to ($V_{DD} + 0.3$)V
T_{STG}	Storage temperature	-65 to +150°C
P_D	Maximum power dissipation	2.0W
T_J	Maximum junction temperature ²	+150°C
θ_{JC}	Thermal resistance, junction-to-case ³	3.3°C/W
I_I	DC input current	±10 mA

Notes:

1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond limits indicated in the operational sections of this specification is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Maximum junction temperature may be increased to +175°C during burn-in and steady-static life.
3. Test per MIL-STD-883, Method 1012.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS
V_{DD}	Positive supply voltage	4.5 to 5.5V
T_C	Case temperature range	-55 to +125°C
V_{IN}	DC input voltage	0V to V_{DD}

DC ELECTRICAL CHARACTERISTICS (Pre/Post-Radiation)*(V_{DD} = 5.0V ±10%; -55°C < T_C < +125°C)

SYMBOL	PARAMETER	CONDITION	MIN	MAX	UNIT
V _{IH}	High-level input voltage	(CMOS)	0.7V _{DD}		V
V _{IL}	Low-level input voltage	(CMOS)		0.3V _{DD}	V
V _{OL}	Low-level output voltage	I _{OL} = 8mA, V _{DD} = 4.5V (TTL)		0.4	V
V _{OL}	Low-level output voltage	I _{OL} = 200μA, V _{DD} = 4.5V (CMOS)		0.05	V
V _{OH}	High-level output voltage	I _{OH} = -4mA, V _{DD} = 4.5V (TTL)	2.4		V
V _{OH}	High-level output voltage	I _{OH} = -200μA, V _{DD} = 4.5V (CMOS)	4.45		V
C _{IN} ¹	Input capacitance	f = 1MHz @ 0V		25	pF
C _{IO} ¹	Bidirectional I/O capacitance	f = 1MHz @ 0V		25	pF
I _{IN}	Input leakage current	V _{IN} = V _{DD} and V _{SS}	-10	10	μA
I _{OZ}	Three-state output leakage current	V _O = V _{DD} and V _{SS} V _{DD} = 5.5V G = 5.5V	-10	10	μA
I _{OS} ^{2,3}	Short-circuit output current	V _{DD} = 5.5V, V _O = V _{DD} V _{DD} = 5.5V, V _O = 0V	-90	90	mA mA
I _{DD(OP)} ^{4,5}	Supply current operating (both ports) @ 22.2MHz	CMOS inputs (I _{OUT} = 0) V _{DD} = 5.5V		300	mA
I _{DD(OP)} ^{4,6}	Supply current operating (single port) @ 22.2 MHz	CMOS inputs (I _{OUT} = 0) V _{DD} = 5.5V		150	mA
I _{DD(OP)} ^{4,5}	Supply current operating (both ports) @ 18.2MHz	CMOS inputs (I _{OUT} = 0) V _{DD} = 5.5V		275	mA
I _{DD(OP)} ^{4,6}	Supply current operating (single port) @ 18.2 MHz	CMOS inputs (I _{OUT} = 0) V _{DD} = 5.5V		138	mA
I _{DD(SB)} ⁴	Supply current standby	CMOS inputs (I _{OUT} = 0) CE = V _{DD} - 0.5, V _{DD} = 5.5V		1	mA

Notes:

* Post-radiation performance guaranteed at 25°C per MIL-STD-883 Method 1019.

1. Measured only for initial qualification and after process or design changes that could affect input/output capacitance.

2. Supplied as a design limit but not guaranteed or tested.

3. Not more than one output may be shorted at a time for maximum duration of one second.


4. V_{IH} = 5.5V, V_{IL} = 0V.5. I_{DD} (OP) derates at 6.4mA/MHz.6. I_{DD} (OP) derates at 3.4mA/MHz.

AC CHARACTERISTICS READ CYCLE ^{1,2}(V_{DD} = 5.0V±10%)

SYMBOL	PARAMETER	7C138 - 45 7C139 - 45		7C138 - 55 7C139 - 55		UNIT
		MIN	MAX	MIN	MAX	
t _{RC}	Read cycle time	45		55		ns
t _{AA}	Address to data valid ²		45		55	ns
t _{OHA}	Output hold from address change	5		5		ns
t _{ACE}	$\overline{\text{CE}}$ LOW to data valid ²		45		55	ns
t _{DOE}	$\overline{\text{OE}}$ LOW to data valid ²		20		20	ns
t _{LZOE}	$\overline{\text{OE}}$ LOW to low Z	0		0		ns
t _{HZOE}	$\overline{\text{OE}}$ HIGH to high Z		20		20	ns
t _{LZCE}	$\overline{\text{CE}}$ LOW to low Z	0		0		ns
t _{HZCE}	$\overline{\text{CE}}$ HIGH to high Z		20		20	ns

Notes:


1. Test conditions assume signal transition time of 5ns or less, timing reference levels of V_{DD}/2, input pulse levels of 0.5V to V_{DD}-0.5V, and output loading of the specified I_{OL}/I_{OH} and 50-pF load capacitance.
2. AC test conditions use V_{OH}/V_{OL}=V_{DD}/2 ± 350mV.



Assumptions:

1. R/\overline{W} is HIGH for read cycle
2. Device is continuously selected $\overline{CE} = \text{LOW}$ and $\overline{OE} = \text{LOW}$


Figure 3a. Read Cycle 1



Assumptions:

1. Address valid prior to or coincident with \overline{CE} transition LOW
2. R/\overline{W} is HIGH for read cycle

Figure 3b. Read Cycle 2



Assumptions:

1. $BUSY = \text{HIGH}$ for the writing port
2. $\overline{CE}_L = \overline{CE}_R = \text{LOW}$


Figure 3c. Read Timing with Port-to-Port Delay

AC CHARACTERISTICS WRITE CYCLE ¹
(V_{DD} = 5.0V±10%)

SYMBOL	PARAMETER	7C138 - 45 7C139 - 45		7C138 - 55 7C139 - 55		UNIT
		MIN	MAX	MIN	MAX	
t _{WC}	Write cycle time	45		55		ns
t _{SCE}	CE LOW to write end	40		50		ns
t _{AW}	Address set-up to write end	40		50		ns
t _{HA}	Address hold from write end	0		0		ns
t _{SA}	Address set-up to write start	0		0		ns
t _{PWE}	Write pulse width	40		50		ns
t _{SD}	Data set-up to write end	40		50		ns
t _{HD}	Data hold from write end	0		0		ns
t _{HZWE}	R/W LOW to high Z		20		20	ns
t _{LZWE}	R/W HIGH to low Z	0		0		ns
t _{WDD}	Write pulse to data delay	95		105		ns
t _{DDD}	Write data valid to read data valid	95		105		ns
t _{WHWL}	Write disable time	5		5		ns

Notes:


1. For information on part-to-part delay through DPRAM cells from writing port to reading port, refer to Read Tuning with Port-to-Port Delay waveform (see figure 3c).



Assumptions:

1. The internal write time of memory is defined by the overlap of \overline{CE} LOW and R/\overline{W} LOW. Both signals must be LOW to initiate a write, and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
2. If \overline{OE} is LOW during a R/\overline{W} controlled write cycle, the write pulse width must be the larger of t_{pwg} or $(t_{HZwg} + t_{SD})$ to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{SD} . If \overline{OE} is HIGH during a R/\overline{W} controlled write cycle (as in this example), this requirement does not apply and the write pulse can be as short as the specified t_{PWE} .
3. R/\overline{W} must be HIGH during all address transactions.

Figure 4a. Write Cycle 1: \overline{OE} Three-States Data I/Os (Either Port)



Assumptions:

1. The internal write time of memory is defined by the overlap of \overline{CE} LOW and R/\overline{W} LOW. Both signals must be LOW to initialize a write, and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
2. R/\overline{W} must be HIGH during all address transactions.
3. Data I/O pins enter high impedance even if \overline{OE} is held LOW during write.

Figure 4b. Write Cycle 2: R/\overline{W} Three-States Data I/Os (Either Port)

AC CHARACTERISTICS BUSY CYCLE ¹(V_{DD} = 5.0V±10%)

SYMBOL	PARAMETER	7C138 - 45		7C138 - 55		UNIT
		7C139 - 45 MIN	MAX	7C139 - 55 MIN	MAX	
t _{BLA}	BUSY LOW from address match		25		30	ns
t _{BZA}	BUSY HIGH-Z from address mismatch		25		30	ns
t _{BLC}	BUSY LOW from \overline{CE} LOW		25		30	ns
t _{BZC}	BUSY HIGH from \overline{CE} HIGH		25		30	ns
t _{PS} ^{2,3}	Port set-up for priority		5		5	ns
t _{WB}	R/ \overline{W} LOW after BUSY LOW		0		0	ns
t _{WH}	R/ \overline{W} HIGH after BUSY HIGH		40		50	ns
t _{BDD}	BUSY HIGH to data valid		45		55	ns

Notes:

1. Test conditions assume signal transition time of 5ns or less, timing reference levels of V_{DD}/2, input pulse levels of 0.5V to V_{DD}-0.5V, and output loading of the specified I_{OL}/I_{OH} and 50-pF load capacitance.
2. Violation of t_{PS} (with addresses matching) results in at least one of the two busy output signals asserting, only one port remains busy.
3. When violating t_{PS}, the busy signal asserts on one port or the other; there is no guarantee on which port the busy signal asserts.




Figure 5a. Read Timing with $\overline{\text{BUSY}}$ (M/S=HIGH)






Figure 5b. Write Timing with $\overline{\text{BUSY}}$ (M/S=LOW)

\overline{CE}_L Valid First:



\overline{CE}_R Valid First:




Assumptions:


1. If t_{ps} is violated, the $BUSY$ signal will be asserted on one side or the other, but there is no guarantee on which side $BUSY$ will be asserted.

Figure 5c. BUSY Timing Diagram No. 1 (\overline{CE} Arbitration)

Left Address Valid First:



Right Address Valid First:



Assumptions:

1. If t_{PS} is violated, the $BUSY$ signal will be asserted on one side or the other, but there is no guarantee on which side $BUSY$ will be asserted.

Figure 5d. BUSY Timing Diagram No. 2 (Address Arbitration)

DATA RETENTION CHARACTERISTICS (Pre-Radiation)

($T_C = 25^\circ\text{C}$)

SYMBOL	PARAMETER	MINIMUM	MAXIMUM $V_{DD} @ 2.5\text{V}$	UNIT
V_{DR}	V_{DD} for data retention	2.5	--	V
I_{DDR}^1	Data retention current	--	400	μA
$t_{EFR}^{1,2}$	Chip deselect to data retention time	0		ns
$t_R^{1,2}$	Operation recovery time	t_{WC} or t_{RC}		ns

Notes:

1. CE equals V_{DR} , all other inputs equal V_{DR} or V_{SS} .

2. Guaranteed but not tested.





Figure 6. Low V_{DD} Data Retention Waveform



Notes:

1. 50pF including scope probe and test socket.

2. Measurement of data output occurs at the low to high or high to low transition mid-point (CMOS input = $V_{DD}/2$).

Figure 7. AC Test Loads and Input Waveforms





Figure 8. 68-lead Flatpack



Notes:


1. All packages finishes are per MIL-PRF-38535.
2. True position applies at base plane (Datum C).
3. True position applies at pin tips.
4. Letter designations are for cross-reference to MIL-STD-1835.
5. Total weight is approximately 7.0 grams.

Figure 9. 68-pin PGA

ORDERING INFORMATION

UT7C138/UT7C139 Dual-Port SRAM: SMD


5962 * 96845 * * * *



Notes:

1. Lead finish (A, C, or X) must be specified.
2. If an "X" is specified when ordering, part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
3. Total dose radiation must be specified when ordering. QML Q and QML V not available without radiation hardening.

UT7C138/UT7C139 Dual-Port SRAM



Notes:

1. Lead finish (A, C, or X) must be specified.
2. If an "X" is specified when ordering, then the part marking will match the lead finish and will be either "A" (solder) or "C" (gold).
3. Military Temperature Range flow per UPMC Manufacturing Flows Document. Radiation characteristics are neither tested nor guaranteed and may not be specified.
4. Prototype flow per UPMC Manufacturing Flows Document. Devices have prototype assembly and are tested at 25°C only. Radiation characteristics are neither tested nor guaranteed and may not be specified.

11.0 Packages

PAGE(S) INTENTIONALLY BLANK




Figure 11-1. 172-lead flatpack package
(UTMC Drawing # 44121)




Figure 11-2. 121-pin pingrid array package
(UTMC Drawing # 44128)