

**MITSUBISHI LSIs**  
**M5M5255CP,FP,KP-55LL,-55XL,**  
**-70LL,-70XL**

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

### DESCRIPTION

This M5M5255CP,FP,KP is a 262144-bit CMOS static RAMs organized as 32768-words by 8-bits which is fabricated using high-performance 3 polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high-density and low-power static RAM. M5M5255CP,FP,KP provides two chip select input(S<sub>1</sub>,S<sub>2</sub>). Stand-by current is small enough for battery back-up application. It is ideal for the memory systems which require simple interface.

### FEATURES

Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M5255CP,FP,KP-55LL	55ns		20 $\mu$ A (Vcc=5.5V)
M5M5255CP,FP,KP-70LL	70ns	60mA	5 $\mu$ A (Vcc=5.5V) 0.05 $\mu$ A (Vcc=3V,Typ)
M5M5255CP,FP,KP-55XL	55ns		
M5M5255CP,FP,KP-70XL	70ns		


- Single +5V power supply
- No clocks, no refresh
- Data-hold on +2V power supply
- Directly TTL compatible: All inputs and outputs
- Three-state outputs: OR-tie capability
- Simple memory expansion by S<sub>1</sub>, S<sub>2</sub>
- Common data I/O
- Low stand-by current.....0.05  $\mu$ A (Vcc=3V, typ)
- Package

M5M5255CP ..... 28 pin 600 mil DIP  
 M5M5255CFP ..... 28 pin 450 mil SOP  
 M5M5255CKP ..... 28 pin 300 mil DIP

### APPLICATION

Small capacity memory units

### PIN CONFIGURATION (TOP VIEW)



MITSUBISHI LSIs  
**M5M5255CP,FP,KP-55LL,-55XL,  
-70LL,-70XL**  
262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

### FUNCTION

The operation mode of the M5M5255CP, KP, FP is determined by a combination of the device control inputs  $S_1$ ,  $S_2$  and  $W$ . Each mode is summarized in the function table.

A write cycle is executed whenever the low level  $W$  overlaps with the low level  $S_1$  and the high level  $S_2$ . The address must be set up before the write cycle and must be stable during the entire cycle.

The data is latched into a cell on the trailing edge of  $W$ ,  $S_1$  or  $S_2$ , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained.


A read cycle is executed by setting  $W$  at a high level while  $S_1$  and  $S_2$  are in an active state ( $S_1$ =“L”,  $S_2$ =“H”).

When setting  $S_1$  at a high level or  $S_2$  at a low level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by  $S_1$  and  $S_2$ . The power supply current is reduced as low as the stand-by current which is specified as  $I_{CC3}$  or  $I_{CC4}$ , and the memory data can be held +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

### FUNCTION TABLE

$S_1$	$S_2$	$W$	Mode	DQ	$I_{CC}$
H	X	X	Non selection	High-impedance	Stand-by
L	L	X	Non selection	High-impedance	Stand-by
L	H	L	Write	DIN	Active
L	H	H	Read	DOUT	Active

### BLOCK DIAGRAM



MITSUBISHI LSIs  
**M5M5255CP,FP,KP-55LL,-55XL,  
-70LL,-70XL**  
262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Supply voltage	With respect to GND	-0.3~7	V
Vi	Input voltage		-0.3~Vcc+0.3	V
Vo	Output voltage		0~Vcc	V
Pd	Power dissipation	Ta=25°C	700	mW
Topr	Operating temperature		0~70	°C
Tsg	Storage temperature		-65~150	°C

\* -3.0V in case of AC (Pulse width ≤30ns)

**DC ELECTRICAL CHARACTERISTICS** (Ta=0~70°C, Vcc=5V±10%, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
ViH	High-level input voltage		2.2		Vcc+0.3V	V	
ViL	Low-level input voltage		-0.3*		0.8	V	
VOH	High-level output voltage	I <sub>OH</sub> =-1mA	2.4			V	
VOH		I <sub>OH</sub> =-0.1mA		Vcc-0.5V			
VOI	Low-level output voltage	I <sub>OL</sub> =2mA			0.4	V	
Ii	Input leakage current	Vi=0~Vcc			±1	μA	
Io	Output leakage current	S <sub>1</sub> =ViH or S <sub>2</sub> =ViL, V <sub>IO</sub> =0~Vcc			±1	μA	
Icc1	Active supply current (AC,MOS level)	S <sub>1</sub> ≤0.2V, S <sub>2</sub> ≥Vcc-0.2 Other inputs≤0.2V or≥Vcc-0.2V Output open Min.cycle	55ns		35	55	mA
			70ns		30	50	
Icc2	Active supply current (AC,TTL level)	S <sub>1</sub> =ViL or S <sub>2</sub> =ViH Other inputs=ViH or ViL Output open Min.cycle	55ns		40	60	mA
			70ns		35	55	
Icc3	Stand-by supply current	1) S <sub>2</sub> ≤0.2V, Other inputs=0~Vcc 2) S <sub>1</sub> ≥Vcc-0.2V, S <sub>2</sub> ≥Vcc-0.2V, Other inputs=0~Vcc	-LL			20	μA
Icc4	Stand-by supply current	1) S <sub>2</sub> =ViL, 2). S <sub>1</sub> =ViH, S <sub>2</sub> =ViH Other inputs=0~Vcc	-XL		0.1	5	μA
						3	mA

\* -3.0V in case of AC (Pulse width 30ns)

**CAPACITANCE** (Ta=0~70°C, Vcc=5V±10%, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>i</sub>	Input capacitance (Ta=25°C)	Vi=GND, Vi=25mVrms, f=1MHz			6	pF
C <sub>o</sub>	Output capacitance (Ta=25°C)	Vo=GND, Vo=25mVrms, f=1MHz			8	pF

Note1: Direction for current flowing into IC is indicated as positive. (no mark)

2: Typical value is Vcc=5V, Ta=25°C.

3: C<sub>i</sub>,C<sub>o</sub> are periodically sampled and are not 100% tested.



**MITSUBISHI LSIs**  
**M5M5255CP,FP,KP-55LL,-55XL,**  
**-70LL,-70XL**  
**262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM**

AC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=5V±10%, unless otherwise noted.)

**(1) MEASUREMENT CONDITIONS**

Input pulse level .....V<sub>IH</sub> = 2.4V, V<sub>IL</sub> = 0.6V  
 Input rise and fall time .....5ns  
 Reference level .....V<sub>OH</sub> = V<sub>OL</sub> = 1.5V  
 Transition is measured ±500mV from  
 steady state voltage. ( for t<sub>en</sub>, t<sub>dis</sub> )  
 Output loads .....Fig.1, C<sub>L</sub> = 50pF  
 C<sub>L</sub> = 5pF (for t<sub>en</sub>, t<sub>dis</sub>)




Fig.1 Output load

**(2) READ CYCLE**

Symbol	Parameter	Limits				Unit	
		M5M5255C-55LL, -55XL		M5M5255C-70LL, -70XL			
		Min	Max	Min	Max		
t <sub>CR</sub>	Read cycle time	55		70		ns	
t <sub>a(A)</sub>	Address access time		55		70	ns	
t <sub>a(S1)</sub>	Chip select 1 access time		55		70	ns	
t <sub>a(S2)</sub>	Chip select 2 access time		55		70	ns	
t <sub>dis(S1)</sub>	Output disable time after S <sub>1</sub> high			20		ns	
t <sub>dis(S2)</sub>	Output disable time after S <sub>2</sub> low			20		ns	
t <sub>en(S1)</sub>	Output enable time after S <sub>1</sub> low	5		5		ns	
t <sub>en(S2)</sub>	Output enable time after S <sub>2</sub> high	5		5		ns	
t <sub>v(A)</sub>	Data valid time after address change	10		10		ns	


**(3) WRITE CYCLE**

Symbol	Parameter	Limits				Unit	
		M5M5255C-55LL, -55XL		M5M5255C-70LL, -70XL			
		Min	Max	Min	Max		
t <sub>cw</sub>	Write cycle time	55		70		ns	
t <sub>w(W)</sub>	Write pulse width	45		55		ns	
t <sub>au(A)</sub>	Address set up time	0		0		ns	
t <sub>au(A-WH)</sub>	Address set up time with respect to W high	50		65		ns	
t <sub>au(S1)</sub>	Chip select 1 set up time	50		65		ns	
t <sub>au(S2)</sub>	Chip select 2 set up time	50		65		ns	
t <sub>uD</sub>	Data set up time	25		30		ns	
t <sub>h(D)</sub>	Data hold time	0		0		ns	
t <sub>rec(W)</sub>	Write recovery time	0		0		ns	
t <sub>dis(W)</sub>	Output disable time after W low			20		ns	
t <sub>en(W)</sub>	Output enable time after W high	5		5		ns	


MITSUBISHI LSIs  
**M5M5255CP,FP,KP-55LL,-55XL,  
-70LL,-70XL**  
262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

**(4) TIMING DIAGRAMS**

Read cycle




Write cycle (W control)




MITSUBISHI LSIs  
**M5M5255CP,FP,KP-55LL,-55XL,  
-70LL,-70XL**  
262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

---

**Write cycle ( $\overline{S}_1$  control)**



**Write cycle ( $S_2$  control)**



Note 4: Hatching indicates the state is don't care.

5: Writing is executed while  $S_2$  high overlaps  $\overline{S}_1$  and  $W$  low.

6: If  $W$  goes low simultaneously with or prior to  $\overline{S}_1$  low or  $S_2$  high, the output remains in the high-impedance state.

7: Don't apply inverted phase signal externally when DQ pin is in output mode.

8: t<sub>en</sub>, t<sub>dis</sub> are periodically sampled and are not 100% tested.

MITSUBISHI LSIs  
**M5M5255CP,FP,KP-55LL,-55XL,  
-70LL,-70XL**  
262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

**POWER DOWN CHARACTERISTICS**

(1) ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=5V±10%, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>CC(PD)</sub>	Power down supply voltage		2			V
V <sub>I(S1)</sub>	Chip select input S <sub>1</sub>	2.2V ≤ V <sub>CC(PD)</sub> 2V ≤ V <sub>CC(PD)</sub> ≤ 2.2V	2.2			V
V <sub>I(S2)</sub>	Chip select input S <sub>2</sub>	4.5V ≤ V <sub>CC(PD)</sub> V <sub>CC(PD)</sub> < 4.5V		V <sub>CC(PD)</sub>		V
I <sub>CC(PD)</sub>	Power down supply current	V <sub>CC</sub> =3V Other inputs=0~3V 1) S <sub>2</sub> ≤ 0.2V or 2) S <sub>1</sub> ≥ V <sub>CC</sub> -0.2V, S <sub>2</sub> ≥ V <sub>CC</sub> -0.2V	-LL		10*	μA
			-XL	0.05	2**	μA

\* Ta=25°C, I<sub>CC(PD)</sub>=1 μA(max).


\*\* Ta=25°C, I<sub>CC(PD)</sub>=0.2 μA(max).

(2) TIMING REQUIREMENTS (Ta=0~70°C, VCC=5V±10%, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t <sub>su(PD)</sub>	Power down set up time		0			ns
t <sub>rec(PD)</sub>	Power down recovery time		t <sub>cr</sub>			ns

(3) POWER DOWN CHARACTERISTICS

S<sub>1</sub> control mode



S<sub>2</sub> control

