

MITSUBISHI LSI
M5M5255CP,FP,KP-55LL,-55XL,
-70LL,-70XL

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

DESCRIPTION

This M5M5255CP,FP,KP is a 262144-bit CMOS static RAMs organized as 32768-words by 8-bits which is fabricated using high-performance 3 polysilicon CMOS technology. The use of resistive load NMOS cells and CMOS periphery result in a high-density and low-power static RAM. M5M5255CP,FP,KP provides two chip select input($\bar{S}_1, S_2$). Stand-by current is small enough for battery back-up application. It is ideal for the memory systems which require simple interface.

FEATURES


Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M5255CP,FP,KP-55LL M5M5255CP,FP,KP-70LL	55ns 70ns	60mA (Vcc=5.5V)	20 μ A (Vcc=5.5V)
M5M5255CP,FP,KP-55XL M5M5255CP,FP,KP-70XL	55ns 70ns		5 μ A (Vcc=5.5V) 0.05 μ A (Vcc=3V,Typ)

- Single +5V power supply
- No clocks, no refresh
- Data-hold on +2V power supply
- Directly TTL compatible: All inputs and outputs
- Three-state outputs: OR-tie capability
- Simple memory expansion by $\bar{S}_1, S_2$
- Common data I/O
- Low stand-by current 0.05 μ A (Vcc=3V, typ)
- Package
 - M5M5255CP 28 pin 600 mil DIP
 - M5M5255CFP 28 pin 450 mil SOP
 - M5M5255CKP 28 pin 300 mil DIP

APPLICATION

Small capacity memory units

PIN CONFIGURATION (TOP VIEW)



Outline 28P4(P)
 28P2W-C(FP)
 28P4Y(KP)

MITSUBISHI LSIs
M5M5255CP,FP,KP-55LL,-55XL,
-70LL,-70XL

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

FUNCTION

The operation mode of the M5M5255CP,KP,FP is determined by a combination of the device control inputs $\overline{S}_1, S_2$ and $\overline{W}$. Each mode is summarized in the function table.

A write cycle is executed whenever the low level $\overline{W}$ overlaps with the low level $\overline{S}_1$ and the high level S_2 . The address must be set up before the write cycle and must be stable during the entire cycle.

The data is latched into a cell on the trailing edge of $\overline{W}$, $\overline{S}_1$ or S_2 , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained.


A read cycle is executed by setting $\overline{W}$ at a high level while $\overline{S}_1$ and S_2 are in an active state ($\overline{S}_1$ ="L", S_2 ="H").

When setting $\overline{S}_1$ at a high level or S_2 at a low level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by $\overline{S}_1$ and S_2 . The power supply current is reduced as low as the stand-by current which is specified as I_{CC3} or I_{CC4} , and the memory data can be held +2V power supply, enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

FUNCTION TABLE

$\overline{S}_1$	S_2	$\overline{W}$	Mode	DQ	I_{CC}
H	X	X	Non selection	High-impedance	Stand-by
L	L	X	Non selection	High-impedance	Stand-by
L	H	L	Write	DIN	Active
L	H	H	Read	DOUT	Active

BLOCK DIAGRAM



MITSUBISHI LSI
M5M5255CP,FP,KP-55LL,-55XL,
-70LL,-70XL

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Rating	Unit
V _{CC}	Supply voltage	With respect to GND	-0.3~7	V
V _I	Input voltage		-0.3*~V _{CC} +0.3	V
V _O	Output voltage		0~V _{CC}	V
P _d	Power dissipation	T _a =25°C	700	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		-65~150	°C

* -3.0V in case of AC (Pulse width ≤30ns)

DC ELECTRICAL CHARACTERISTICS (T_a=0~70°C, V_{CC}=5V±10%, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		2.2		V _{CC} +0.3V	V
V _{IL}	Low-level input voltage		-0.3*		0.8	V
V _{OH}	High-level output voltage	I _{OH} =-1mA	2.4			V
		I _{OH} =-0.1mA	V _{CC} -0.5V			
V _{OL}	Low-level output voltage	I _{OL} =2mA			0.4	V
I _I	Input leakage current	V _I =0~V _{CC}			±1	μA
I _O	Output leakage current	S ₁ =V _{IH} or S ₂ =V _{IL} , V _{IO} =0~V _{CC}			±1	μA
I _{CC1}	Active supply current (AC,MOS level)	S ₁ ≤0.2V, S ₂ ≥V _{CC} -0.2V Other inputs≤0.2V or ≥V _{CC} -0.2V Output open Min.cycle	55ns	35	55	mA
			70ns	30	50	
I _{CC2}	Active supply current (AC,TTL level)	S ₁ =V _{IL} or S ₂ =V _{IH} Other inputs=V _{IH} or V _{IL} Output open Min.cycle	55ns	40	60	mA
			70ns	35	55	
I _{CC3}	Stand-by supply current	1) S ₂ ≤0.2V, Other inputs=0~V _{CC}	-LL		20	μA
		2) S ₁ ≥V _{CC} -0.2V, S ₂ ≥V _{CC} -0.2V, Other inputs=0~V _{CC}	-XL	0.1	5	
I _{CC4}	Stand-by supply current	1) S ₂ =V _{IL} , 2) S ₁ =V _{IH} , S ₂ =V _{IH} Other inputs=0~V _{CC}			3	mA

* -3.0V in case of AC (Pulse width 30ns)

CAPACITANCE (T_a=0~70°C, V_{CC}=5V±10%, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _I	Input capacitance (T _a =25°C)	V _I =GND, V _I =25mVrms, f=1MHz			6	pF
C _O	Output capacitance (T _a =25°C)	V _O =GND, V _O =25mVrms, f=1MHz			8	pF

Note1: Direction for current flowing into IC is indicated as positive. (no mark)

2: Typical value is V_{CC}=5V, T_a=25°C.

3: C_I, C_O are periodically sampled and are not 100% tested.

mitsubishi LSIs
**M5M5255CP,FP,KP-55LL,-55XL,
-70LL,-70XL**

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS (Ta=0~70°C, Vcc=5V±10%, unless otherwise noted.)

(1) MEASUREMENT CONDITIONS

Input pulse levelV_{IH} = 2.4V, V_{IL} = 0.6V

Input rise and fall time5ns

Reference levelV_{OH} = V_{OL} = 1.5V

Transition is measured ±500mV from
steady state voltage. (for t_{en}, t_{dis})

Output loadsFig.1, C_L = 50pF

C_L = 5pF (for t_{en}, t_{dis})




Fig.1 Output load

(2) READ CYCLE


Symbol	Parameter	Limits				Unit
		M5M5255C-55LL,-55XL		M5M5255C-70LL,-70XL		
		Min	Max	Min	Max	
tCR	Read cycle time	55		70		ns
tAA	Address access time		55		70	ns
tAS1	Chip select 1 access time		55		70	ns
tAS2	Chip select 2 access time		55		70	ns
tdis(S1)	Output disable time after S1 high		20		25	ns
tdis(S2)	Output disable time after S2 low		20		25	ns
ten(S1)	Output enable time after S1 low	5		5		ns
ten(S2)	Output enable time after S2 high	5		5		ns
tV(A)	Data valid time after address change	10		10		ns

(3) WRITE CYCLE


Symbol	Parameter	Limits				Unit
		M5M5255C-55LL, -55XL		M5M5255C-70LL, -70XL		
		Min	Max	Min	Max	
t _{CW}	Write cycle time	55		70		ns
t _W (W)	Write pulse width	45		55		ns
t _{su} (A)	Address set up time	0		0		ns
t _{su} (A-WH)	Address set up time with respect to W high	50		65		ns
t _{su} (S1)	Chip select 1 set up time	50		65		ns
t _{su} (S2)	Chip select 2 set up time	50		65		ns
t _{su} (D)	Data set up time	25		30		ns
t _H (D)	Data hold time	0		0		ns
t _{rec} (W)	Write recovery time	0		0		ns
t _{dis} (W)	Output disable time after W low		20		25	ns
t _{en} (W)	Output enable time after W high	5		5		ns

(4) TIMING DIAGRAMS

Read cycle




Write cycle (W control)




MITSUBISHI LSIs
M5M5255CP,FP,KP-55LL,-55XL,
-70LL,-70XL
262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

Write cycle ($\overline{S}_1$ control)



Write cycle (S_2 control)



Note 4: Hatching indicates the state is don't care.

5: Writing is executed while S_2 high overlaps $\overline{S}_1$ and $\overline{W}$ low.

6: If $\overline{W}$ goes low simultaneously with or prior to $\overline{S}_1$ low or S_2 high, the output remains in the high-impedance state.

7: Don't apply inverted phase signal externally when DQ pin is in output mode.

8: t_{en} , t_{dis} are periodically sampled and are not 100% tested.

mitsubishi **LSIs**
M5M5255CP,FP,KP-55LL,-55XL,
-70LL,-70XL

262144-BIT (32768-WORD BY 8-BIT) CMOS STATIC RAM

POWER DOWN CHARACTERISTICS

(1) ELECTRICAL CHARACTERISTICS ($T_a=0\sim70^\circ\text{C}$, $V_{CC}=5V\pm10\%$, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit	
			Min	Typ	Max		
V _{CC(PD)}	Power down supply voltage		2			V	
V _{I(S1)}	Chip select input S ₁	2.2V ≤ V _{CC(PD)}	2.2			V	
		2V ≤ V _{CC(PD)} ≤ 2.2V		V _{CC(PD)}			
V _{I(S2)}	Chip select input S ₂	4.5V ≤ V _{CC(PD)}			0.8	V	
		V _{CC(PD)} < 4.5V			0.2		
I _{CC(PD)}	Power down supply current	V _{CC} =3V Other inputs=0~3V	-LL			10*	μA
		1) S ₂ ≤ 0.2V or 2) S ₁ ≥ V _{CC} -0.2V, S ₂ ≥ V _{CC} -0.2V	-X L		0.05	2**	μA

* $T_a=25^\circ\text{C}$, $I_{CC(PD)}=1\mu A(\text{max})$.


** $T_a=25^\circ\text{C}$, $I_{CC(PD)}=0.2\mu A(\text{max})$.

(2) TIMING REQUIREMENTS ($T_a=0\sim70^\circ\text{C}$, $V_{CC}=5V\pm10\%$, unless otherwise noted.)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su(PD)}$	Power down set up time		0			ns
$t_{rec(PD)}$	Power down recovery time		t_{CR}			ns

(3) POWER DOWN CHARACTERISTICS

$\overline{S}_1$ control mode



S_2 control

