




FIGURE 1 — Pin Configuration

Name	Description
I/O0-31	Data Inputs/Outputs
A0-16	Address Inputs
$\overline{WE}_{1-4}$	Write Enables
$\overline{CS}_{1-4}$	Chip Selects
$\overline{OE}$	Output Enable
V_{CC}	Power Supply
GND	Ground

Pin Description




FIGURE 2 — Block Diagram

WS-128K32-XHX

PRELIMINARY 4 Megabit CMOS SRAM Module

FEATURES

- Access Times of 25nS to 120nS
- 66-pin, PGA Type, 1.2 inch square HIP Package
- Configurable as 128Kx32, 256Kx16 or 512Kx8
- Hermetic Ceramic Package
- Battery Back-Up Operation
- Commercial, Industrial and Military Temperature Ranges
- TTL Compatible Inputs and Outputs
- Low Power CMOS Fully Static Design
- 5 Volt Power Supply
- Built in Decoupling Caps and Multiple Ground Pins for Low Noise Operation

DESCRIPTION

The White Technology WS-128K32-XHX is a 4-megabit CMOS SRAM module organized as 128K words by 32 bits; 256K x 16 or 512K x 8. The module is constructed on a multilayer ceramic substrate, hermetically sealed, with a welded metal cover, hex-in-line package (HIP) utilizing four 128K x 8 SRAM devices.

This device is part of White Technology's "WHIP" family of memory subsystems. These modules are compatible with most 66-pin HIP packaged SRAM, EEPROM and Flash memory modules.

The WS-128K32-XHX is available with access times of 25 to 120nS over the commercial and military temperature ranges.

Writing to each byte is accomplished when the appropriate chip select ($\overline{CS}$) and write enable ($\overline{WE}$) inputs are both low. Reading the device is accomplished by taking the chip selects low while write enable remains high. Under these conditions the contents of the memory locations specified on the address pins will appear on the data input/output pins.

T-46-23-14

ABSOLUTE MAXIMUM RATINGS

Symbol	Rating	Commercial	Military	Unit
T _A	Operating Temperature	0 to 70	-55 to +125	°C
T _{STG}	Storage Temperature	-40 to +85	-65 to +150	°C
V _G	Signal Voltage Relative to GND	-0.5 to +7.0	-0.5 to 7.0	V

TRUTH TABLE

Mode	$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Data I/O	Power
Standby	H	X	X	High Z	Standby (deselect/power down)
Read	L	L	H	Data Out	Active
Read	L	H	H	High Z	Active (deselect)
Write	L	X	L	Data In	Active

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
V _{CC}	Supply Voltage	4.5	5.5	V
V _{IH}	Input High Voltage	2.2	V _{CC} + 0.3	V
V _{IL}	Input Low Voltage	-0.5	+0.8	V

CAPACITANCE

Symbol	Parameter	Condition	Max	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V, f = 1MHz, T _A = 25°C	30	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V, f = 1MHz, T _A = 25°C	30	pF

This parameter is guaranteed by design but not tested.


DC ELECTRICAL CHARACTERISTICS(V_{CC} = 5V, T_A = -55°C TO 125°C)

Parameter	Symbol	Conditions	Min.	Max.	Unit
Input Leakage Current	I _{LI}	V _{CC} = Max, V _{IN} = GND		8	μA
Output Leakage Current	I _{LO}	$\overline{CS}$ = V _{IH} , $\overline{OE}$ = V _{IH} , V _{OUT} = GND to V _{CC} . V _{CC} = Max		8	μA
Operating Supply Current x 32 Mode	I _{CCx32}	$\overline{CS}$ = V _{IL} , $\overline{OE}$ = V _{IH} , Duty Cycle = Max		450*	mA
Operating Supply Current x 16 Mode	I _{CCx16}	$\overline{CS}$ = V _{IL} , $\overline{OE}$ = V _{IH} , Duty Cycle = Max		280*	mA
Operating Supply Current x 8 Mode	I _{CCx8}	$\overline{CS}$ = V _{IL} , $\overline{OE}$ = V _{IH} , Duty Cycle = Max		150*	mA
Standby Current	I _{SB}	$\overline{CS}$ = V _{CC} , $\overline{OE}$ = V _{IH} , Duty Cycle = Max, V _{CC} = Max		200	mA
Output Low Voltage	V _{OL}	I _{OL} = 2.1mA (-70 to -120 nS), I _{OL} = 8mA (-25 to -55 nS)		0.4	V
Output High Voltage	V _{OH}	I _{OH} = -1.0mA (for -70 to -125 nS)	2.4		V
		I _{OH} = -4.0mA (for -25 to -55 nS)	2.4		V

* This characteristic is frequency and configuration dependent.

AC TEST CONDITIONS

Input Pulse Levels	V _{IL} = 0V, V _{IH} = 3.0V
Input Rise and Fall Time	5 nS
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figure 3

**FIGURE 3**

T-46-23-14

AC ELECTRICAL CHARACTERISTICS


(VCC = 5.0V, TA = -55°C TO 125°C)

Parameter	Symbol	-25		-35		-45		-55		Units
Read Cycle		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	25		35		45		55		nS
Address Access Time	t _{AA}		25		35		45		55	nS
Data Hold from Address Change	t _{OH}	4		4		4		4		nS
Chip Select Access	t _{ACS}		25		35		45		55	nS
Output Enable to Output Valid	t _{OE}		15		20		25		30	nS
Chip Select to Output in Low Z	t _{CLZ} ¹	5		5		5		5		nS
Output Enable to Output in Low Z	t _{OLZ} ¹	0		0		0		0		nS
Chip Deselect to Output in High Z	t _{CHZ} ¹		12		15		20		25	nS
Output Disable to Output in High Z	t _{OHZ} ¹		12		15		20		25	nS


1. This parameter is guaranteed by design but not tested.

Parameter	Symbol	-70		-85		-100		-120		Units
Read Cycle		Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{RC}	70		85		100		120		nS
Address Access Time	t _{AA}		70		85		100		120	nS
Data Hold from Address Change	t _{OH}	5		5		5		5		nS
Chip Select Access	t _{ACS}		70		85		100		120	nS
Output Enable to Output Valid	t _{OE}		35		40		45		50	nS
Chip Select to Output in Low Z	t _{CLZ} ¹	5		5		5		5		nS
Output Enable to Output in Low Z	t _{OLZ} ¹	0		0		0		0		nS
Chip Deselect to Output in High Z	t _{CHZ} ¹		30		35		40		50	nS
Output Disable to Output in High Z	t _{OHZ} ¹		30		35		40		50	nS

1. This parameter is guaranteed by design but not tested.

TIMING WAVEFORMS**FIGURE 4 — Read Cycle Timing**

1. Measured ± 200mV steady state; guaranteed by design but not tested.

**FIGURE 5 — Write Cycle Timing WE Controlled**

1. I/O pins are in their output state, input signals must not be applied.

2. This parameter is guaranteed by design but not tested.

3. A write occurs during the overlap (t_{WP}) of a low $\overline{CS}$ and a low $\overline{WE}$.

AC ELECTRICAL CHARACTERISTICS(V_{CC} = 5.0V, T_A = -55°C TO 125°C)

T-46-23-14

Parameter Write Cycle	Symbol	-25		-35		-45		-55		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{WC}	25		35		45		55		nS
Chip Select to End of Write	t _{CW}	20		30		40		45		nS
Address Valid to End of Write	t _{AW}	20		30		40		45		nS
Data to Write-Time Overlap	t _{DW}	15		18		20		25		nS
Data Hold from Write Time	t _{DH}	3		3		3		5		nS
Write Pulse Width	t _{WP}	20		25		35		40		nS
Address Setup Time	t _{AS}	0		0		0		0		nS
Write Recovery Time	t _{WR}	0		0		0		0		nS
Output Active from End of Write	t _{OW'}	5		5		5		5		nS
Write to Output in High Z	t _{WHZ'}		10		15		15		20	nS

1. This parameter is guaranteed by design but not tested.

Parameter Write Cycle	Symbol	-70		-85		-100		-120		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{WC}	70		85		100		120		nS
Chip Select to End of Write	t _{CW}	65		80		90		110		nS
Address Valid to End of Write	t _{AW}	65		80		90		110		nS
Data to Write-Time Overlap	t _{DW}	30		35		40		55		nS
Data Hold from Write Time	t _{DH}	5		5		5		5		nS
Write Pulse Width	t _{WP}	45		50		55		65		nS
Address Setup Time	t _{AS}	5		5		5		5		nS
Write Recovery Time	t _{WR}	0		0		0		0		nS
Output Active from End of Write	t _{OW'}	5		5		5		5		nS
Write to Output in High Z	t _{WHZ'}		30		35		40		50	nS

1. This parameter is guaranteed by design but not tested.

ORDERING INFORMATION**WS - 128K 32 - XXX H X****DEVICE GRADE:**

M = Mil, -55°C to +125°C

I = Industrial, -40°C to 85°C

C = Commercial, 0 to 70°C

PACKAGE TYPE:


H = Hex in line package

ACCESS TIME IN nS**BITS PER WORD:**

x8, x16, x32

NUMBER OF WORDS:

512K, 256K, 128K

SRAM**WHITE TECHNOLOGY****FIGURE 6 — Package Dimensions**

"This data has been carefully checked and is believed to be accurate. The information contained herein is not intended to and does not create any warranty of merchantability or fitness for a particular purpose. White Technology reserves the right to change specifications at any time without notice."

White Technology, Inc.

A wholly owned subsidiary of Bowmar Instrument Corporation

4246 East Wood Street

Tel: 602-437-1520

Phoenix, Arizona 85040

Fax: 602-437-9120