

## **SRAM**

# 1 MEG x 1 SRAM

# AVAILABLE AS MILITARY SPECIFICATIONS

- MIL-STD-883, Class B
- · Radiation tolerant (consult factory)

#### **FEATURES**

- High speed: 15, 20, 25, 35 and 45ns
- Battery Backup: 2V data retention
- . Low power standby
- Power down (gated inputs)
- High-performance, low-power, CMOS double-metal process
- Single +5V (±10%) power supply
- Easy memory expansion with CE option
- · All inputs and output are TTL compatible

OPTIONS	MARKING
Timing	
15ns access (New)	-15
20ns access	-20
25ns access	-25
35ns access	-35
45ns access	-45
55ns access	-55*
70ns access	-70*
Packages	
Ceramic DIP (400 mil)	C
Ceramic Flat Pack	F
Ceramic LCC	EC
Ceramic SOJ	DCJ
• 2V data retention, low power standb	y L
<ul> <li>Power down (gated inputs)</li> </ul>	P
*Electrical characteristics identical to those provi access devices.	ded for the 45ns

#### GENERAL DESCRIPTION

The Austin Semiconductor SRAM family employs highspeed, low-power CMOS designs using a four-transistor memory cell. Austin Semiconductor SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

For flexibility in high-speed memory applications, Austin Semiconductor offers chip enable (CE) on all organizations. This enhancement can place the outputs in High-Z

28-Pin DIP 32-Pin LCC 32-Pin SOJ
A10 0 1 2 28 VC A10 5 11 3 2 C3 A11 0 2 27 A9 A11 0 2 27 A9 A11 0 2 27 A9 A12 0 3 2 C3 A12 0 3 2 C4 A12 0 3 C4 A12

for additional flexibility in system design. The x1 configuration features separate data input and output.


Writing to these devices is accomplished when write enable (WE) and CE inputs are both LOW. Reading is accomplished when WE remains HIGH and CE goes LOW. The device offers a reduced power standby mode when disabled. This allows system designs to achieve low standby power requirements.

The "L" version provides an approximate 50 percent reduction in CMOS standby current (IsxC2) over the standard version. The "P" version provides an approximate 80 percent reduction in TTL standby current (IsxT1). This is achieved by including gated inputs on the  $\overline{\rm WE}$  address lines. The gated inputs also facilitate the design of battery-backed systems where the designer needs to protect against inadvertent battery-current drain during power-down, when inputs may be at undefined levels.

All devices operate from a single +5V power supply and all inputs and outputs are fully TTL compatible.



#### **FUNCTIONAL BLOCK DIAGRAM**



NOTE: The two least significant row address bits (A6 and A14) are encoded using gray code.

**TRUTH TABLE** 

MODE	CE	WE	OUTPUT	POWER
STANDBY	Н	Х	HIGH-Z	STANDBY
READ	L	Н	Q	ACTIVE
WRITE	L	L	HIGH-Z	ACTIVE

#### ABSOLUTE MAXIMUM RATINGS\*

ABSOLUTE MAXIMUM RATINGS	
Voltage on Any Input Relative to Vss2V to +7	7V
Voltage on Vcc Supply Relative to Vss1V to +7	7V
Voltage Applied to Q1V to +7	7V
Storage Temperature65°C to +150°	°C
Power Dissipation 1	W
Short Circuit Output Current 50m	ιA
Lead Temperature (soldering 10 seconds) +260	°C
Junction Temperature+175	°C

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

 $(-55^{\circ}C \le T_C \le 125^{\circ}C; Vcc = 5.0V \pm 10\%)$ 

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		ViH	2.2	Vcc+1.0	٧	1
Input Low (Logic 0) Voltage		VIL	-0.5	0.8	٧	1, 2
Input Leakage Current	$0V \le V$ in $\le V$ cc	ILı	-5	5	μA	
Output Leakage Current	Output Disabled 0V ≤ Voυτ ≤ Vcc	ILo	-5	5	μА	
Output High Voltage	Iон = -4.0mA	Vон	2.4		V	1
Output Low Voltage	loL = 8.0mA	Vol		0.4	٧	1

					М	AX		L	
DESCRIPTION	CONDITIONS	SYMBOL	-15	-20	-25	-35	-45	UNITS	NOTES
Power Supply Current: Operating	CE ≤ ViL; Vcc = MAX f = MAX = 1/ ¹RC (MIN) Output Open	lcc	170	155	140	125	115	mA	3
Power Supply Current: Standby	TE ≥ ViH; Vcc = MAX  f = MAX = 1/ ¹RC (MIN)  Output Open	ISBT1	65	50	45	40	35	mA	
	"P" Version Only	IseT1	-	10	10	10	10	mA	
	CE ≥ V <sub>IH</sub> , All Other Inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> , V <sub>CC</sub> ≈ MAX f = 0 Hz	IseT2	25	25	25	25	25	mA	
	"P" Version Only	ISBT2	-	10	10	10	10	mA	
	CE ≥ Vcc -0.2V; Vcc = MAX ViL ≤ Vss +0.2V ViH ≥ Vcc -0.2V; f = 0 Hz	ISBC2	10	10	10	10	10	mA	
	"L" Version Only	ISBC2	5	5	5	5	5	mA	

#### **CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance (A3-A5, A15-A17)	T <sub>A</sub> = 25°C, f = 1MHz	Cı		10	ρF	4
Output Capacitance (Q)	Vcc = 5V	Co		8	pF	4
Input Capacitance (All Other Inputs)		Cı		8	pF	4

## **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Note 5)(-55°C ≤ T<sub>A</sub> ≤ +125°C; Vcc = 5V ± 10%)


		-1	5	-20	0	-2	25	-3	35		<b>1</b> 5		
DESCRIPTION	SYM	MIN	MAX	UNITS	NOTE								
READ Cycle													
READ cycle time	<sup>t</sup> RC	15		20		25		35		45		ns	
Address access time	¹AA		15		20		25		35		45	ns	
Chip Enable access time	IACE		15		20		25		35		45	ns	
Output hold from address change	юн	3		3		3		3		3		ns	
Chip Enable to output in Low-Z	<sup>t</sup> LZCE	3		3		3		3		3		ns	7
Chip disable to output in High-Z	<sup>t</sup> HZCE		6		8		10		15		18	ns	6, 7
Chip Enable to power-up time	ű	0		0 `		0		0		0		ns	4
Chip disable to power-down time	tPD		15		20		25		35		45	ns	4
WRITE Cycle													
WRITE cycle time	,MC	15		20		25		35		45		ns	
Chip Enable to end of write	<sub>I</sub> CW	12		15		16		20		25		ns	
Address valid to end of write	tAW	12		15		16		20		25		ns	
Address setup time	tAS	0		0		0		0		0		ns	
Address hold from end of write	tAH	1	1	1		1		1		1		ns	
WRITE pulse width	†WP	12		15		16		20		25		ns	
Data setup time	<sup>t</sup> DS	7		8		10		13		15		ns	
Data hold time	tDH	0		0		0		0		0		ns	
Write disable to output in Low-Z	ILZWE	3		3		3		3		3		ns	7
Write Enable to output in High-Z	HZWE	0	7	0	9	0	10	0	13	0	15	ns	6, 7

#### **AC TEST CONDITIONS**

input pulse levels	Vss to 3V
Input rise and fall times	5ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output loadSee	Figures 1 and 2

#### NOTES

- 1. All voltages referenced to Vss (GND).
- 2. -3V for pulse width < 20ns.
- 3. Icc is dependent on output loading and cycle rates. The specified value applies with the output unloaded, and  $f = \frac{1}{{}^{1}RC\ (MIN)}Hz$ .
- 4. This parameter is guaranteed but not tested.
- Test conditions as specified with the output loading as shown in Fig. 1 unless otherwise noted.
- HZCE and HZWE are specified with CL = 5 pF as in Fig. 2. Transition is measured ± 500mV typical from steady state voltage, allowing for actual tester RC time constant.




- At any given temperature and voltage condition, 'HZCE is less than 'LZCE and 'HZWE is less than 'LZWE.
- 8. WE is HIGH for READ cycle.
- Device is continuously selected. Chip enable is held in its active state.
- 10. Address valid prior to or coincident with latest occurring chip enable.
- 11. tRC = READ cycle time.
- 12. Chip enable  $(\stackrel{\leftarrow}{CE})$  and write enable  $(\stackrel{\leftarrow}{WE})$  can initiate and terminate a WRITE cycle.


## DATA RETENTION ELECTRICAL CHARACTERISTICS (L Version Only)

DESCRIPTION	CONDITIONS	:	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Vcc for Retention Data			VDR	2		_	V	
Data Retention Current	CE ≥ (Vcc - 0.2V) Vin ≥ (Vcc - 0.2V)	Vcc = 2V	ICCDR			1.0	mA	
	or ≤ 0.2V	Vcc = 3V				1.5	mA	
Chip Deselect to Data Retention Time			<sup>1</sup> CDR	0		_	ns	4
Operation Recovery Time		-	<sup>t</sup> R	<sup>t</sup> RC			ns	4, 11


#### LOW Vcc DATA RETENTION WAVEFORM



## READ CYCLE NO. 18,9




## READ CYCLE NO. 2 7, 8, 10






## WRITE CYCLE NO. 112

(Chip Enable Controlled)



## WRITE CYCLE NO. 27, 12

(Write Enable Controlled)



## **ELECTRICAL TEST REQUIREMENTS**

MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (per Method 5005, Table I)
INTERIM ELECTRICAL (PRE-BURN-IN) TEST PARAMETERS (Method 5004)	2, 8A, 10
FINAL ELECTRICAL TEST PARAMETERS (Method 5004)	1*, 2, 3, 7*, 8, 9, 10, 11
GROUP A TEST REQUIREMENTS (Method 5005)	1, 2, 3, 4**, 7, 8, 9, 10, 11
GROUP C AND D END-POINT ELECTRICAL PARAMETERS (Method 5005)	1, 2, 3, 7, 8, 9, 10, 11

<sup>\*</sup> PDA applies to subgroups 1 and 7.

Subgroup 4 shall be measured only for initial qualification and after process or design changes, which may affect input or output capacitance.