



MITSUBISHI LSIs
M5M44100J, L-8, -10

FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT) DYNAMIC RAM

DESCRIPTION

This is a family of 4194304-word by 1-bit dynamic RAMs, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of quadruple-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

FEATURES


Type name	RAS access time (max. ns)	CAS access time (max. ns)	Address access time (max. ns)	Cycle time (min. ns)	Power dissipation (typ. mW)
M5M44100 ^J -8	80	20	40	160	415
M5M44100 ^J -10	100	25	50	190	350

- Standard 26 pin SOJ, 20 pin ZIP
- Single 5V±10% supply
- Low standby power dissipation 5.5mW (Max) CMOS Input level
- Low operating power dissipation M5M44100J, L-8 522.5mW (Max)
M5M44100J, L-10 467.5mW (Max)
- Fast-page mode (2048 bits random access), Read-modify-write, RAS-only refresh, CAS before RAS refresh, Hidden refresh capabilities
- Early-write operation gives common I/O capability
- All inputs, output TTL compatible and low capacitance
- 1024 refresh cycles every 16.4ms (A₀~A₉)
- 512K word x 8 bit test mode capability


APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT

PIN CONFIGURATION (TOP VIEW)



Outline 26P0Z (SOJ)



Outline 20P5L-B (ZIP)

FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT) DYNAMIC RAM

FUNCTION


The M5M44100J, L provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., fast-page mode, RAS-only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

Operation	Inputs						Output	Refresh	Remark
	RAS	CAS	W	D	Row address	Column address			
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	Fast page mode identical
Write (Early write)	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Write (Delayed write)	ACT	ACT	ACT	VLD	APD	APD	IVD	YES	
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
RAS only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Hidden refresh	ACT	ACT	DNC	DNC	DNC	DNC	VLD	YES	
CAS before RAS refresh	ACT	ACT	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note ACT active, NAC nonactive, DNC don't care, VLD valid, IVD invalid, APD applied, OPN open

BLOCK DIAGRAM



FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to V _{SS}	-1~7	V
V _I	Input voltage		-1~7	V
V _O	Output voltage		-1~7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a = 25°C	1000	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg}	Storage temperature		-65~150	°C

RECOMMENDED OPERATING CONDITIONS (T_a = 0~70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{CC}	Supply voltage	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		6.5	V
V _{IL}	Low-level input voltage, all inputs	-2.0		0.8	V

Note 1 All voltage values are with respect to V_{SS}

ELECTRICAL CHARACTERISTICS (T_a = 0~70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions			Limits	Unit
		Min	Typ	Max		
V _{OH}	High-level output voltage	I _{OH} = -5mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage	I _{OL} = 4.2mA	0		0.4	V
I _{OZ}	Off-state output current	Q floating, 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current	0V ≤ V _{IN} ≤ 6.5, Other input pins = 0V	-10		10	μA
I _{CC1(AV)}	Average supply current from V _{CC} operating (Note 3, 4)	M5M44100-8 M5M44100-10	RAS, CAS cycling t _{RC} = t _{WC} = min. output open		95 85	mA
I _{CC2}	Supply current from V _{CC} , standby		RAS = CAS = V _{IH} , output open RAS = CAS = W ≥ V _{CC} - 0.5, output open	2 1		mA
I _{CC3(AV)}	Average supply current from V _{CC} refreshing (Note 3)	M5M44100-8 M5M44100-10	RAS cycling, CAS = V _{IH} t _{RC} = min. output open		95 85	mA
I _{CC4(AV)}	Average supply current from V _{CC} Fast page mode (Note 3, 4)	M5M44100-8 M5M44100-10	RAS = V _{IL} , CAS = cycling t _{PC} = min. output open		95 85	mA
I _{CC6(AV)}	Average supply current from V _{CC} CAS before RAS refresh mode (Note 3)	M5M44100-8 M5M44100-10	CAS before RAS refresh cycling t _{RC} = min. output open		80 70	mA

Note 2 Current flowing into an IC is positive, out is negative.

3 I_{CC1(AV)}, I_{CC3(AV)}, I_{CC4(AV)} and I_{CC6(AV)} are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.

4 I_{CC1(AV)} and I_{CC4(AV)} are dependent on output loading. Specified values are obtained with the output open

CAPACITANCE (T_a = 0~70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted)

Symbol	Parameter	Test conditions			Limits	Unit
		Min	Typ	Max		
C _{I (A)}	Input capacitance, address inputs	V _I = V _{SS} f = 1MHz V _I = 25mVrms		6	pF	
				7	pF	
C _{I (D)}	Input capacitance, data input			6	pF	
C _{I (W)}	Input capacitance, write control input			7	pF	
C _{I (RAS)}	Input capacitance, RAS input			7	pF	
C _{I (CAS)}	Input capacitance, CAS input			7	pF	
C _O	Output capacitance	V _O = V _{SS} , f = 1MHz, V _I = 25mVrms		7	pF	

FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT) DYNAMIC RAM

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ C$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted see notes 5, 13, 14)

Symbol	Parameter	Limits (Note 6)				Unit	
		M5M44100-8		M5M44100-10			
		Min	Max	Min	Max		
t_{CAC}	Access time from \overline{CAS}	(Note 7, 8)		20 (25)		25 (30) ns	
t_{RAC}	Access time from \overline{RAS}	(Note 7, 9)		80 (85)		100 (105) ns	
t_{AA}	Column address access time	(Note 7, 10)		40 (45)		50 (55) ns	
t_{CPA}	Access time from \overline{CAS} precharge	(Note 7, 11)		45 (50)		55 (60) ns	
t_{CLZ}	Output low impedance time from \overline{CAS} low	(Note 7)	5		5	ns	
t_{OFF}	Output disable time after \overline{CAS} high	(Note 12)	0	20	0	25 ns	

Note 5 An initial pause of 500 μ s is required after power-up followed by a minimum of eight initialization cycles (any combination of cycles containing a \overline{RAS} clock such as \overline{RAS} -Only refresh).

Note the \overline{RAS} may be cycled during the initial pause. And any 8 \overline{RAS} or $\overline{RAS}/\overline{CAS}$ cycles are required after prolonged periods (greater than 16.4 ms) of \overline{RAS} inactivity before proper device operation is achieved.

6: The value in parentheses is specified in test mode cycle.

7: Measure with a load circuit equivalent to 2TTL loads and 100pF.

8: Assumes that $t_{RCD} \geq t_{RCD(max)}$ and $t_{ASC} \geq t_{ASC(max)}$.

9: Assumes that $t_{RCD} \leq t_{RCD(max)}$ and $t_{RAD} \leq t_{RAD(max)}$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by amount that t_{RCD} or t_{RAD} exceeds the value shown.

10: Assumes that $t_{RAD} \geq t_{RAD(max)}$ and $t_{ASC} \leq t_{ASC(max)}$.

11: Assumes that $t_{ASC} \geq t_{ASC(max)}$ and $t_{CP} \leq t_{CP(max)}$, or $t_{ASC} \leq t_{ASC(max)}$ and $t_{CP} - t_{ASC} \leq 5ns$.

If $t_{ASC} \geq t_{ASC(max)}$ and $t_{CP} \geq t_{CP(max)}$, access time (t_{CPA}) is controlled exclusively by t_{CAC} .

If $t_{ASC} \leq t_{ASC(max)}$, $t_{CP} \leq t_{CP(max)}$ and $t_{CP} - t_{ASC} \geq 5ns$, or $t_{ASC} \leq t_{ASC(max)}$ and $t_{CP} \geq t_{CP(max)}$, access time (t_{CPA}) is controlled exclusively by t_{AA} .

12: $t_{OFF(max)}$ defines the time at which the output achieves the high impedance state ($I_{OUT} \leq |t| \pm 10\mu A$) and is not reference to $V_{OH(max)}$ or $V_{OL(max)}$.

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)

($T_a = 0 \sim 70^\circ C$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted, see notes 13, 14)

Symbol	Parameter	Limits				Unit	
		M5M44100-8		M5M44100-10			
		Min	Max	Min	Max		
t_{REF}	Refresh cycle time		16.4		16.4	ms	
t_{RP}	\overline{RAS} high pulse width	70		80		ns	
t_{RCD}	Delay time, \overline{RAS} low to \overline{CAS} low	(Note 15)	22	60	25	75 ns	
t_{CRP}	Delay time, \overline{CAS} high to \overline{RAS} low		10		10	ns	
t_{RPC}	Delay time, \overline{RAS} high to \overline{CAS} low		0		0	ns	
t_{CPN}	\overline{CAS} high pulse width		10		10	ns	
t_{RAD}	Column address delay time from \overline{RAS} low	(Note 16)	17	40	20	50 ns	
t_{ASR}	Row address setup time before \overline{RAS} low		0		0	ns	
t_{ASC}	Column address setup time before \overline{CAS} low	(Note 17)	0	15	0	20 ns	
t_{RAH}	Row address hold time after \overline{RAS} low		12		15	ns	
t_{CAH}	Column address hold time after \overline{CAS} low		15		20	ns	
t_T	Transition time	(Note 18)	1	50	1	50 ns	

Note 13 The timing requirements are assumed $t_T = 5ns$.

14: $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals

15: Operation within the $t_{RCD(max)}$ limit insures that $t_{RAC(max)}$ can be met. $t_{RCD(max)}$ is specified as a reference point only. If t_{RCD} is greater than $t_{RCD(max)}$, access time is controlled exclusively by t_{CAC} . $t_{RCD(min)}$ is specified as $t_{RCD(min)} = t_{RAH(min)} + 2t_T + t_{ASC(min)}$.

16: Operation within the $t_{RAD(max)}$ limit insures that $t_{RAC(max)}$ can be met. $t_{RAD(max)}$ is specified as a reference point only. If $t_{RAD} \geq t_{RAD(max)}$ and $t_{ASC} \leq t_{ASC(max)}$, access time is controlled exclusively by t_{AA} .

17: $t_{ASC(max)}$ is specified as a reference point only. If $t_{RCD} \geq t_{RCD(max)}$ and $t_{ASC} \geq t_{ASC(max)}$, column address access time (t_{AA}) is controlled exclusively by t_{CAC} .

18: t_T is measured between $V_{IH(min)}$ and $V_{IL(max)}$.

MITSUBISHI LSIs
M5M44100J, L-8, -10

FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT) DYNAMIC RAM

Read and Refresh Cycles

Symbol	Parameter	Limits (Note 6)				Unit	
		M5M44100-8		M5M44100-10			
		Min	Max	Min	Max		
t_{RC}	Read cycle time	160 (165)		190 (195)		ns	
t_{RAS}	\bar{RAS} low pulse width	80 (85)	10000	100 (105)	10000	ns	
t_{CAS}	$\bar{C}\bar{A}\bar{S}$ low pulse width	20 (25)	10000	25 (30)	10000	ns	
t_{CSH}	$\bar{C}\bar{A}\bar{S}$ hold time after \bar{RAS} low	80 (85)		100 (105)		ns	
t_{RSH}	\bar{RAS} hold time after $\bar{C}\bar{A}\bar{S}$ low	20 (25)		25 (30)		ns	
t_{RCS}	Read setup time before $\bar{C}\bar{A}\bar{S}$ low	0		0		ns	
t_{RCH}	Read hold time after $\bar{C}\bar{A}\bar{S}$ high (Note 19)	0		0		ns	
t_{RRH}	Read hold time after \bar{RAS} high (Note 19)	10		10		ns	
t_{RAL}	Column address to \bar{RAS} setup time	40 (45)		50 (55)		ns	

Note 19: Either t_{RCH} or t_{RRH} must be satisfied.

Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits				Unit	
		M5M44100-8		M5M44100-10			
		Min	Max	Min	Max		
t_{WC}	Write cycle time	160		190		ns	
t_{RAS}	RAS low pulse width	80	10000	100	10000	ns	
t_{CAS}	$C\bar{A}\bar{S}$ low pulse width	20	10000	25	10000	ns	
t_{CSH}	$C\bar{A}\bar{S}$ hold time after RAS low	80		100		ns	
t_{RSH}	RAS hold time after $C\bar{A}\bar{S}$ low	20		25		ns	
t_{WCS}	Write setup time before $C\bar{A}\bar{S}$ low (Note 22)	0		0		ns	
t_{WCH}	Write hold time after $C\bar{A}\bar{S}$ low	15		20		ns	
t_{CWL}	$C\bar{A}\bar{S}$ hold time after \bar{W} low	20		25		ns	
t_{RWL}	RAS hold time after \bar{W} low	20		25		ns	
t_{WP}	Write pulse width	15		20		ns	
t_{DS}	Data setup time before $C\bar{A}\bar{S}$ low or \bar{W} low	0		0		ns	
t_{DH}	Data hold time after $C\bar{A}\bar{S}$ low or \bar{W} low	15		20		ns	

FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits (Note 6)				Unit	
		M5M44100-8		M5M44100-10			
		Min	Max	Min	Max		
t_{RWC}	Read write cycle time (Note 20)	185 (190)		220 (225)		ns	
t_{RMWC}	Read modify write cycle time (Note 21)	185 (190)		220 (225)		ns	
t_{RAS}	RAS low pulse width	105 (110)	10000	130 (135)	10000	ns	
t_{CAS}	CAS low pulse width	45 (50)	10000	55 (60)	10000	ns	
t_{CSH}	CAS hold time after RAS low	105 (110)		130 (135)		ns	
t_{RSH}	RAS hold time after CAS low	45 (50)		55 (60)		ns	
t_{RCS}	Read setup time before CAS low	0		0		ns	
t_{CWD}	Delay time, CAS low to W low (Note 22)	20 (25)		25 (30)		ns	
t_{RWD}	Delay time, RAS low to W low (Note 22)	80 (85)		100 (105)		ns	
t_{AWD}	Delay time, address to W low (Note 22)	40 (45)		50 (55)		ns	
t_{CWL}	CAS hold time after W low	20		25		ns	
t_{RWL}	RAS hold time after W low	20		25		ns	
t_{WP}	Write pulse width	15		20		ns	
t_{DS}	Data setup time before W low	0		0		ns	
t_{DH}	Data hold time after W low	15		20		ns	

Note 20: t_{RWC} is specified as $t_{RWC(min)} = t_{RCDD(max)} + t_{CWD(min)} + t_{RWL(min)} + t_{RP(min)} + 3t_T$.

21: t_{RMWC} is specified as $t_{RMWC(min)} = t_{RAC(max)} + t_{RWL(min)} + t_{RP(min)} + 3t_T$.

22: t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} do not define the limits of operation, but are included as electrical characteristics only.
When $t_{WCS} \geq t_{WCS(min)}$, an early-write cycle is performed, and the data output keeps the high-impedance state. When $t_{RWD} \geq t_{RW(min)}$, $t_{AWD} \geq t_{AWD(min)}$ and $t_{CPWD} \geq t_{CPWD(min)}$ (for fast page mode cycle only), a read-write cycle is performed, and the data of the selected address will be read out on the data output. If neither of the above condition (delayed write) is satisfied, the condition of Q (at access time and until CAS goes back to V_{IH}) is indeterminate.

Fast Page Mode Cycle (Read, Early Write, Read-Write Read-Modify-Write Cycles) (Note 23)

Symbol	Parameter	Limits (Note 6)				Unit	
		M5M44100-8		M5M44100-10			
		Min	Max	Min	Max		
t_{PC}	Fast page mode read/write cycle time	50 (55)		60 (65)		ns	
t_{PRWC}	Fast page mode read write/read modify write cycle time	75 (80)		90 (95)		ns	
t_{RAS}	RAS low pulse width for read write cycle (Note 24)	130 (135)	200000	160 (165)	200000	ns	
t_{CP}	CAS high pulse width (Note 25)	10	20	10	25	ns	
t_{CPRH}	RAS hold time after CAS precharge	45 (50)		55 (60)		ns	
t_{CPWD}	Delay time, CAS precharge to W low (Note 22)	45 (50)		55 (60)		ns	

Note 23: All previously specified timing requirements and switching characteristics are applicable to their respective fast page mode cycle.

24: $t_{RAS(min)}$ is specified as two cycles of CAS input are performed.

25: Operation within the $t_{CP(max)}$ limit insures that $t_{CPA(max)}$ can be met. $t_{CP(max)}$ is specified as a reference point only.

CAS before RAS Refresh Cycle (Note 26)

Symbol	Parameter	Limits				Unit	
		M5M44100-8		M5M44100-10			
		Min	Max	Min	Max		
t_{CSR}	CAS setup time before RAS low	10		10		ns	
t_{CHR}	CAS hold time after RAS low	15		20		ns	
t_{RSR}	Read setup time before RAS low	10		10		ns	
t_{RHR}	Read hold time after RAS low	15		20		ns	

Note 26: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.


Test Mode Set Cycle

Symbol	Parameter	Limits				Unit	
		M5M44100-8		M5M44100-10			
		Min	Max	Min	Max		
t_{WSR}	Write setup time before RAS low	10		10		ns	
t_{WHR}	Write hold time after RAS low	15		20		ns	


FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM

Timing Diagrams (Note 27)

Read Cycle



Note 27




Indicates the don't care input.

$V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$ or $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$

Indicates the invalid output.


FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT) DYNAMIC RAM

Write Cycle (Early Write)




FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT) DYNAMIC RAM

Write Cycle (Delayed Write)




FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT) DYNAMIC RAM

Read-Write, Read-Modify-Write Cycle



NIBBLE MODE 4194304-BIT(4194304-WORD BY 1-BIT) DYNAMIC RAM


RAS-only Refresh Cycle (Note 28)



Note 28 A₁₀ may be V_{IH} or V_{IL}. Refresh address: A₀ (ROW) ~ A₉ (ROW).


FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM

CAS before RAS Refresh Cycle



FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT) DYNAMIC RAM


Hidden Refresh Cycle (Read) (Note 29)



Note 29: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle.
Timing requirements and output state are the same as that of each cycle shown above.


FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT) DYNAMIC RAM

Fast-Page-Mode Read Cycle




FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT) DYNAMIC RAM

Fast-Page-Mode Write Cycle (Early Write)




FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT) DYNAMIC RAM

Fast-Page-Mode Write Cycle (Delayed Write)




FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT) DYNAMIC RAM

Fast-Page-Mode Read-Write, Read-Modify-Write Cycle



FAST PAGE MODE 4194304-BIT(4194304-WORD BY 1-BIT)DYNAMIC RAM

Test Mode Set Cycle (Note 30)



Note 30: This cycle is also available for the initialization cycle, but in this case device enters test mode. Test mode is reset by RAS only refresh cycle or CAS before RAS refresh cycle